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ABSTRACT 
This work presents the design and implementation of CMOS LC voltage controlled 
oscillators. On-chip planar spiral inductors and PMOS inversion mode varactors were 
utilized to implement the resonator. Two voltage controlled oscillators (VCOs) were 
realized as a part of this work, one designed to operate at 1.1 GHz while the second at 1.8 
GHz. Both VCOs were implemented in a scalable digital CMOS process, with the former in 
a 1.5 μm CMOS process and the latter in a 0.5 μm technology. A simulation based 
methodology was adopted to arrive at a simple ∏ model used to model the metal and 
substrate related losses responsible for deteriorating the integrated inductor’s performance. 
Geometry based optimization techniques were utilized to arrive at an inductor geometry 
that ensures reasonable quality factor. In addition to the core VCO structure a host of test 
structures have been incorporated in order to carry out two-port network measurements in 
the future. Such measurements should enable one to gain a greater insight into the 
integrated inductor and varactor’s performance.   
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CHAPTER 1  
           INTRODUCTION 
1.1 Motivation 
The last decade has witnessed a monumental growth in the communications industry. 
A significant part of this growth has been fuelled by an invigorated demand to stay 
connected using multiple forms of wireless communication. Radio frequency integrated 
circuits (RFIC’s), which were often relegated to niche industries like the military and cable 
television in the past, are now at the heart of the burgeoning communication industry [1]. A 
compendium of devices that these circuits bolster includes: pagers, global positioning 
system (GPS) receivers, cellular telephones, wireless local area network (WLAN) routers 
and a host of wireline transceivers [2]. Low-power, low-cost and high volume have for 
long been the nom de jeu in the integrated circuit industry. Digital integrated circuits have 
relied on the high levels of integration and scalability that CMOS processes have offered to 
up the ante in performance metrics, while maintaining comprehensive pricing advantages. 
On a similar footnote one can then concur, that CMOS would be the technology of choice 
to implement radio frequency (RF) designs. Combining digital and RF functionality on a 
single CMOS die further corroborates the realization of complex System-On-Chip (SOC) 
designs [3]. Immediate benefits of such complex levels of integration can be witnessed in 
reduced target form factors and cheaper wireless products. However, the adoption of 
CMOS as the technology of choice for RF designs has been blemished by limitations 
inherent to the process. Although, sub-micron NMOS and PMOS devices demonstrate 
plausible RF characteristics like high short circuit unity current gain frequency (ft) and 
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maximum unity power gain frequency (fmax), [4], the low resistivity substrates used in their 
fabrication spawn several intriguing problems for RF circuits. In addition to a marked 
reduction in the quality factor of on- chip passive elements, low substrate resistivity 
complicates the isolation of digital and RF circuits from one another. An impending 
offshoot of such high levels of integration is the susceptibility of RF circuits to the noise 
induced by digital circuits residing in a similar integrated circuit (IC) environment. The 
resulting digital noise problem is compounded by high amplitude (full rail-to-rail) swings 
characteristic of most logic circuits, reiterating the need for robust RF circuitry. 
Voltage Controlled Oscillators (VCOs) constitute a critical component in many RF 
transceivers and are commonly associated with signal processing tasks like frequency 
selection and signal generation. Most signal processing systems rely on frequency or time 
reference signals. Wireless and wired transmitters often modulate the baseband message 
signal to a different part of the available spectrum to achieve: better propagation 
characteristics, multiplexing of several messages, and ultimately exploiting the full 
capacity of communication channels. In contrast, receivers downconvert these modulated 
signals through a process of demodulation. Likewise, digital circuits synchronize their 
operations using a clock signal as a time reference. At low frequencies, quartz crystals 
working as resonators serve as accurate fixed frequency or time references on account of 
their stable properties. However, in the realm of high frequency operation, crystal 
resonators experience severe performance degradation due to limitations in their material 
properties. 
RF transceivers of today require programmable carrier frequencies, and rely on phase 
locked loops (PLLs) to accomplish the same. These PLLs embed a less accurate RF 
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oscillator in a feedback loop whose frequency can be controlled with a control signal. 
VCOs form an integral part of such a feedback loop. The resulting VCO output frequency is 
then locked to an accurate low frequency reference. A typical PLL implementation is 
shown in Fig. 1.1. Numerous evolutions and growing application demands necessitate the 
realization of VCOs with center frequencies in the GHz range.  
In the wireless application space, superior propagation characteristics and larger 
bandwidth availability in the 1- 2 GHz range has resulted in a robust standardization of 
digital cellular systems worldwide. Nearly all cellular handsets used in this spectrum 
employ accurate GHz VCOs. Voltage controlled oscillators have continued to evolve over 
the years [5] owing to innovations in design, process technology and packaging. VCOs 
spanning the entire gamut, ranging from discrete-component tube and transistor based to 
the modern monolithic versions (Fig. 1.2) have been employed in a variety of 
communication systems. However, the viability of monolithic integration of VCOs in 
RFICs has been made possible largely due to the shrinking sizes of active devices like 
transistors, and passive devices like capacitors and inductors. The first instance of a 
monolithic VCO to appear in literature dates back to 1992 [6].  This implementation served 
as a precursor to several other monolithic VCOs to be reported in the literature of the late 
nineties [7-9]. The stated works serve as an inspiration for the work in this thesis, which 
will aim to study the implementation of a CMOS LC voltage controlled oscillator in a 1.5 
µm CMOS process and its subsequent extension to a 0.5 µm CMOS process. 
1.2 Organization of Thesis 
The thesis is organized in a manner that best assists the reader in his effort to develop 
an intuition for CMOS LC voltage controlled oscillators. Chapter 2 provides an insightful  
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Figure 1.1: Block diagram of a typical Phase Locked Loop (PLL). 
 
 
Figure 1.2: Evolution of VCO technology (adapted from [5]). 
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overview of the principle of the negative transconductance oscillator theory. It begins with 
an overview of the oscillator operation, and mentions about the different topologies 
available to implement -Gm oscillators. Chapter 3 sheds light on the design and 
implementation of on-chip spiral inductors. The general loss mechanisms associated with 
an on-chip inductor are explained and a simple equivalent inductor model is presented. 
Chapter 4 reviews the topologies available for MOS varactors, and describes the design of 
an inversion mode pMOS varactor. Chapter 5 draws upon the design of integrated 
inductors and varactors presented in the previous chapters, and puts them in context of the 
overall voltage controlled oscillator. The design and implementation of the final VCO core 
in a 1.5 µm CMOS process is presented. An extension of this design to a 1.8 GHz VCO 
core, designed and implemented in a 0.5 µm CMOS process is then presented. Chapter 6 
concludes the thesis by suggesting ideas for future work and enhancement. 
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CHAPTER 2  
NEGATIVE TRANSCONDUCTANCE OSCILLATOR 
THEORY 
In this chapter, an overview of negative transconductance (-GM) CMOS oscillators is 
presented. An attempt is made to understand the concept of negative resistance with 
regards to a simple LC tank circuit. Several -GM oscillator topologies are examined at 
length for their individual merits and demerits; with a heightened focus on the cross 
coupled differential topology, the choicest implementation style adopted for a majority of 
the designs in this thesis. This chapter serves as a precursor providing all the background 
necessary for developing an intuition for the LC tank circuit and oscillator designs 
presented in the chapters to follow. 
2.1 Overview of Oscillator Operation 
An electrical oscillator generates a periodic time varying signal with the application 
of DC power. The underlying self-sustaining mechanism of the circuit allows the inherent 
system noise to develop into a full blown periodic signal. An oscillator can be represented 
as a two-port network, a feedback system or as an interconnection of two one-port circuits, 
with the selection of the equivalent network representation being a matter of the designer’s 
discretion and amenity if any in the accompanying circuit analysis. The proverbial 
approach is to represent any oscillator as a simple linear feedback system (Fig. 2.1) [10], 
with its overall transfer function expressed as: 
                                                                    
)(1
)(
)(
)(
sH
sH
sX
sY
−=                                                               (2.1)                                         
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 where X(s) and Y(s) denote the frequency domain representations of the input, x(t) and 
output, y(t) respectively; while H(s) is the frequency domain counterpart of the system’s 
impulse response, h(t).  
The system exhibits sustained oscillations at a frequency s0 if ( ) 10 +=sH and the 
oscillation amplitude remains constant if s0 assumes a purely imaginary value, i.e., 
( ) 1| 00 +=ωjsH .  Consequently, for steady state oscillations to occur at frequency (ω0), 
two conditions must be satisfied: (1) Loop gain, |H (jω0)|, must be equal to unity and (2) 
the total phase shift around the loop, H∠ (jω0), must be equal to zero or °180 . The above 
conditions are more commonly known as Barkhausen’s criteria.  
RF oscillators in particular employ a frequency selective network (Fig. 2.2) [10], 
customarily an LC tank, as part of the feedback loop to stabilize their oscillating frequency. 
Oscillators are often characterized as feedback circuits, where in, the feedback loop is 
closed around a two port network. The aforementioned method of characterizing oscillators 
is more commonly referred to as a ‘two-port’ model. In contrast, the ‘one-port’ paradigm 
represents the oscillator as two interconnected one-port networks, an active network and a 
resonator respectively (Fig. 2.3 - 2.4) [10]. The resonator is modeled as a parallel R-L-C 
network with Rp constituting the parasitic resistance associated with a simple LC tank. This 
model incorporates the idea that, an active network contributes an impedance of -Rp which 
balances the equivalent parallel resistance, Rp of the resonator. From an energy standpoint, 
the active circuit replenishes the energy dissipated periodically in Rp, facilitating sustained 
oscillations. 
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Figure 2.1: Simple linear feedback system. 
 
 
 
 
 
Figure 2.2: Illustration of the feedback system with a frequency selective network. 
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Figure 2.3: One port view of an oscillator. 
 
 
 
 
Figure 2.4: Equivalent LC resonator circuit. 
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2.2 LC Oscillator Topologies 
Most discrete RF oscillators have relied on a single active device topology for their 
implementation. The traditional disposition is a case-in-point approach in meeting the 
needs of most systems designed as an interconnection of discrete components, these 
include: (1) reduced noise levels, and (2) lower system costs. It is possible to realize 
oscillators in CMOS technology by adopting single active device topologies such as the 
Hartley or Colpitts; however most CMOS LC oscillators have relied on a differential or 
cross coupled approach. In order to abet the reader in his understanding of the underlying 
design principles, both single transistor and cross coupled transistor topologies will be 
discussed in this section. 
2.2.1 Single Transistor Topology 
In concurrence to the feedback model of the oscillator discussed previously, a 
single transistor oscillator can be envisioned as an LC tank connected at the drain of the 
transistor (FET) with the feedback signal applied to the gate or the source. It can be 
recalled, that an LC tank is merely a parallel network of an inductor and a capacitor. At 
resonance, the tank’s impedance assumes a purely real value implying that the phase 
difference between the current and voltage is zero. The zero phase difference is achieved if 
the feedback signal is returned to the source terminal of the transistor. The resistive loading 
effect of 1/gm observed at the source terminal is an immediate offshoot of the direct 
feedback path between the tank and the transistor’s source terminal (Fig. 2.5 (a)) [10]. The 
resulting loading effect is responsible for a degradation of the tank’s loaded quality factor 
(Q). Under these circumstances, the loop gain deteriorates to a value less than unity, failing 
to maintain oscillations. Transforming the source impedance (Fig. 2.5 (b)) [10] to a higher 
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value helps overcome the loading effect and thereby maintains conditions favorable for 
sustained oscillations. The required impedance transformation can be accomplished by 
either inductive or capacitive dividers. The Colpitts oscillator (Fig. 2.6(a)) employs a 
capacitive divider while it’s Hartley (Figure 2.6(b)) [10] counterpart utilizes a divider that 
is inductive. The equivalent resistance of the Colpitts and Hartley configuration is given by 
the expressions: ( ) mgCC 2211+ and ( ) mgLL 2121+ , respectively. 
The resonance frequency is expressed as, ωr = 1)( −eqeqCL , where Leq and Ceq 
represent the equivalent tank inductance and capacitance, respectively. The equivalent 
parallel resistance of the tank given by, sreqp RLR /)(
2ω=  where Rs models the inductor 
losses as a series resistance. Rp scales proportionally in relation to the equivalent 
inductance, Leq and at resonance when the tank is purely resistive, the voltage swing for a 
given bias current increases by the same factor as impedance, Rp. 
However, maximizing the inductance value necessitates two important tradeoffs, 
namely: (1) a decrease in the self resonating frequency of the inductor, approaching the 
oscillation frequency of interest and (2) a reduction in the oscillator tuning range owing to 
a dominance of the tank capacitance by device parasitics. Transistor M1 being the primary 
source of noise in oscillators should be scrupulously optimized in terms of sizing and bias. 
Thermal noise associated with the gate and drain of the transistor can be minimized by 
increasing the device size and decreasing the bias current of the transistor. While the 
former remedy increases the parasitic capacitances, the latter lowers the voltage swing re-
emphasizing the need for a suitable design compromise. 
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                                      (a)                                                               (b) 
Figure 2.5: (a) Direct feedback from drain to source, (b) Feedback in presence of an 
impedance transformer. 
 
                                                          
(a) (b) 
Figure 2.6: (a) Colpitts oscillator (b) Hartley oscillator . 
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The single transistor topologies discussed so far are marred by a host of 
shortcomings. First, the ratio of the required inductors and capacitors should be large in 
order to offset their effect on the loaded Q of the tank. Second, single transistor topologies 
provide a single ended output that fails to aid most modern day wireless transceivers which 
rely on double balanced mixers operating on differential signals. Lastly, the common mode 
noise from the supply and the substrate adversely affect the phase noise of the integrated 
oscillator. A differential topology that helps to overcome the limitations associated with the 
single transistor approach will be discussed in section to follow. 
2.2.2 Cross-Coupled Differential Topology 
It is evident from the discussion in the previous section, that, the signal fed from the 
drain to the source of the transistor must pass via an impedance transformation network to 
preclude a degradation of the loaded Q of the LC tank. The passive divider network used in 
the Hartley and Colpitts configuration is responsible for achieving the desired high 
impedance transformation. An active buffer (Fig. 2.7 (a)) [10], in place of the passive 
divider network, is an equitable option in facilitating the impedance transformation. A 
source follower (Fig. 2.7 (b)) [10] can be used as a buffer to present high impedance to the 
tank. The gate of transistor M1 is tied to VDD to maintain the same dc voltage as the gate of 
M2, assuming both M1 and M2 are identical. Incorporating a second inductor into the 
existing circuit adds the capability to operate differentially. This configuration is more 
commonly known as a cross-coupled differential oscillator or a negative gm oscillator 
 (Fig. 2.7 (c)) [10].  
Considering the cross-coupled feedback oscillator as a one-port representation, the negative 
resistance seen at the drain of M1 and M2 can be computed as [11]: 
 14
                                                                     
m
in g
R 2−=                                                                          (2.2) 
From the above relation it can inferred, that |Rin| should be less than or equal to the 
equivalent parallel resistance of the tank in order to achieve sustained oscillations. 
2.2.3 NMOS or PMOS Cross-Coupled Oscillators 
To better appreciate the working of the cross-coupled CMOS oscillator it is useful 
to first understand the working of simple NMOS and PMOS only oscillator circuits. 
Depending upon the type of the MOS device type and the tail current source four different 
configurations emerge, as illustrated in Fig. 2.8 (a) – (d). The DC bias point for this circuit 
(Fig. 2.8 (a)) is established by setting VGS and VDS equal to VDD. Under these conditions, the 
NMOS transistors are driven to the realm of saturation; the drain current is then expressed 
as: 
                                                                     2)(
2 thGS
oxn
DS VVL
WCI −⎟⎠
⎞⎜⎝
⎛= μ                                       (2.3) 
 µn is the surface mobility of the electrons in an NMOS transistor, Cox is the gate oxide 
capacitance per unit area and Vth is threshold voltage. Considering, the low frequency 
model of the MOSFET, the transconductance can be calculated as: 
                                                            )(| int thGSoxnQpo
GS
DS
M VVL
WC
V
I
G −⎟⎠
⎞⎜⎝
⎛=∂
∂= μ                         (2.4) 
 
The magnitude of the negative resistance seen looking into the NMOS transistors equals 
MG2 , and the ratio of the magnitude of the negative resistance to the equivalent parallel 
resistance (RP) is more often known as the startup safety factor. It is generally a well 
established practice to design integrated oscillators with a safety factor of at least 2.  
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                               (a)                                                                 (b)    
                                        
                                 (c)                                                           (d)   
Figure 2.7: (a) One transistor oscillator with active buffer in feedback loop, (b) with a 
source follower as active buffer, (c) cross-coupled differential oscillator and (d) circuit to 
estimate the negative resistance of the cross-coupled pair. 
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PMOS cross-coupled pairs have been employed in VCOs for their low noise 
characteristics [11]. Flicker noise of a PMOS transistor is about 10 times smaller than its 
NMOS counterpart of similar dimensions. 
The PMOS only circuit (Fig. 2.8 (b)) shares a great deal of similarity with the 
NMOS only complement. However, since the mobility of holes (µp) is lower than 
electrons, PMOS devices have to be twice the size of NMOS devices to achieve a similar 
transconductance performance. A careful observation of the simple NMOS and PMOS only 
circuits sheds light on an important shortcoming. From equation (2.4) it can be seen that 
the transconductance is controlled solely by the size of the devices, thereby lacking a 
flexible approach in establishing control of the transconductance. In order to achieve a 
desirable control over the negative resistance and evidently, the oscillation amplitude, a 
current mirror is generally adopted to limit the supply current. The bias current that flows 
through current mirror is referred to as the tail current and sets the total power dissipation. 
However, in some cases it has been reported that it may be advantageous to entirely 
eliminate the tail current source [12] to achieve better phase noise performance. As a 
corollary, it should be noted, that the tail current source aids a designer in achieving a 
compromise between phase noise performance and power dissipation. 
2.2.4 CMOS Core Cross-Coupled Differential Oscillator 
The CMOS oscillator circuit employs both NMOS and PMOS cross-coupled pairs (Figures 
2.9 (a) and (b)). In a simple CMOS -GM oscillator the same bias current flows through both 
the NMOS and PMOS devices, consequently for the same power consumption the 
configuration yields a negative resistance twice as large.  
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                    (a)                                                                                      (b) 
                          
                       (c)                                                                                 (d) 
Figure 2.8: (a) NMOS-only oscillator, (b) PMOS-only oscillator, (c) NMOS-only oscillator 
with a tail current source and (d) PMOS-only oscillator with a tail current sink. 
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The total negative resistance of the CMOS pair can be expressed as a parallel 
combination of the NMOS and PMOS pair’s negative resistance, Rinn and Rinp, (Fig. 2.9 (c)) 
as: 
                                               
mpmn
inpinnnegative GG
RRR +−==
2//                                    (2.5) 
The CMOS differential topology is accompanied by a fair share of drawbacks 
characteristic of the configuration in use. An important difference between the 
complementary -GM oscillator and its NMOS or PMOS only counterparts is in limiting the 
differential voltage swing. In complementary oscillators, the voltage swing is essentially 
limited by the supply voltage and the bias current, while, in NMOS or PMOS-only 
versions, solely by the bias current. NMOS or PMOS only circuits exhibit AC voltage 
swings that exceed VDD; however in complementary oscillators such voltage sojourns are 
limited by PMOS transistors driven into cutoff, restricting the bias current to NMOS 
devices. Also, the use of more than two active devices other than only the NMOS or PMOS 
pairs increases the number of noise sources and the parasitics, thereby resulting in 
detrimental effects on the phase noise and frequency performance tuning characteristics. 
2.3 Oscillator Phase Noise 
2.3.1 Definition of Phase Noise 
Phase noise is an important characteristic of any oscillator and an important performance 
metric of RF VCOs and PLLs in turn. Characterized in frequency domain, it is an 
important indicator of an oscillator’s frequency stability. 
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(a) (b) 
 
(c) 
Figure 2.9: (a), (b) CMOS cross-coupled differential oscillator without and with tail current 
source and (c) calculation of total negative resistance of CMOS differential topology. 
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In time domain, the output voltage of any oscillator can be quantified as [13]: 
                                                               )sin()( 0 φω += tAtVout                                                   (2.6) 
with A the amplitude, ω0 the frequency and φ  the fixed phase. An ideal oscillator complies 
with a frequency spectrum consisting of Dirac impulses centered at the frequencies 0ω±  
(Fig. 2.10 (a)). However, in actuality, real world oscillators are implemented using 
inherently noisy devices. The output of a real oscillator can be better expressed as: 
                                                              ))(sin()()( 0 tttAtVout φω +=                                                 (2.7) 
where A(t) and )(tφ are functions of time. Consequently, the frequency spectrum of the 
output voltage, Vout, consists of noise sidebands in proximity of the oscillation frequency, 
ω0 (Fig. 2.10 (b)). This phenomenon is called the phase noise. It is often quantified by 
considering a unit bandwidth at an offset of ωΔ  from the carrier, 0ω (Fig. 2.11). For this 
offset, the phase noise is computed as the ratio of the noise power in the side band to the 
carrier power. It is calculated in dBc/Hz and expressed as: 
⎥⎦
⎤⎢⎣
⎡ Δ+∗=Δ
0
0log10)( ω
ωωω
 frequency, at Power Carrier
 frequency, at bandwidth unit in Power Noise
L        (2.8) 
 
Fig. 2.12 is a typical plot of the phase noise, )( ωΔL  of an oscillator as a function of the 
offset frequency, ωΔ  on a logarithmic scale. 
A linear time invariant model to characterize the phase noise was presented by Leeson 
[14]. The phase noise predicted by this model can be expressed as: 
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(a) 
 
 
(b) 
Figure 2.10: (a), (b) Ideal and Real oscillator spectrum. 
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where F is an empirical device excess noise factor, K is the Boltzmann’s constant, T is the 
absolute temperature, PS is the average power dissipated in the tank, QL is the loaded 
quality factor of the tank, ωΔ  is the offset from the carrier frequency 0ω , and 31 fω  is the 
corner frequency between 31 f and 21 f regions. The lack of access to accurate values of 
the empirical parameters F and 31 fω hampers the utility of Leeson’s model in predicting the 
phase noise accurately.  A more accurate time domain model proposed by Hajimiri and Lee 
[13] offers a simple yet accurate technique for predicting the phase noise of oscillators. The 
model is given by the equation: 
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ff ωωω                                           (2.10) 
where Reff  is the equivalent series resistance, V0 is the peak oscillation amplitude and A is 
the excess noise factor. The parameter, A is generally set to the oscillator startup safety 
factor. The equivalent series resistance, Reff can be derived from the equivalent circuit 
representation of the LC oscillator (Figure 2.13), and is expressed as:  
                                                         ( )20
1
ω⋅++= CRRRR PCLeff                                                     (2.11) 
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Figure 2.11: Illustration of phase noise in an oscillator’s output spectrum. 
 
 
 
Figure 2.12: Typical phase noise plot for an oscillator. 
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Figure 2.13: Equivalent circuit representation of an LC oscillator. 
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CHAPTER 3  
        ON-CHIP INDUCTORS 
3.1 Background 
The gargantuan growth in commercial wireless communication systems namely 
cellular, personal communication services (PCS), wireless local area networks (WLANs), 
and global positioning systems has largely been dictated by an intense consumer demand 
for mobility, seamless tether free connectivity, and a continued interest in voice and data 
intense applications. In order to keep up with the insatiable consumer demand and maintain 
comprehensive pricing and size advantages, modern mobile devices require 
multifunctional, highly integrated monolithic radio frequency integrated circuits (RFICs). 
Traditionally, inductors, an essential component of most RFICs have been incorporated as 
discrete off-chip components (often as small surface mount parts). Although, such 
inductors have high quality factors, it is highly desirable to eliminate as many discrete 
components as possible. The reduced board level complexity and component count is 
evident in a direct reduction of associated costs. As an alternative to off-chip inductors, 
some radio frequency integrated circuits have utilized bonding wires as inductors [15]. 
While bond wire inductors can have relatively high Q factors (of the order of 50), however, 
on-chip integrated inductors are preferred due to ease of packaging. 
Monolithic inductors fabricated as simple planar spirals are now widely used in RF 
designs. The inductance of a monolithic inductor is defined solely by its geometry. Tight 
geometric tolerances inherent to most modern photolithographic processes ensure small 
variations in the performance of monolithic inductors. 
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Unlike standard silicon technologies, GaAs processes are more beneficial in the 
fabrication of monolithic inductors. A nearly perfect insulator like characteristic (ρ ~ 108 Ω 
cm) and the metallization used (often thick electroplated gold, σ ~ 4.1 x 107 S/m) befits 
them for the fabrication of monolithic inductors. In contrast, silicon substrates demonstrate 
low values of substrate resistivity (typically 10-100 Ω cm for BJT and BiCMOS processes 
and 0.01 Ω cm for digital CMOS processes). Furthermore, aluminum used for metallization 
in silicon processes suffers from a low value of thin film conductivity. However, standard 
digital CMOS processes continue to offer substantial cost advantages unlike their GaAs 
counterparts, hence accounting for the renewed effort by RFIC designers to fabricate 
monolithic inductors using well established digital CMOS processes.  A comprehensive 
exploration of the design of monolithic inductors in a generic digital CMOS process 
constitutes the topic of discussion in the ensuing chapter. 
3.2 Integrated Inductor Geometries 
A planar spiral inductor can be laid out in numerous ways; however the circular 
spiral with least area utilization, reduced series resistance and the largest amount of 
conductor lines for a given area, conclusively outperforms other inductor geometries. This 
structure however is seldom employed in integrated circuits due to an inherent limitation in 
many mask generation systems. A majority of these systems restrict themselves to 
Manhattan style geometries that contain well defined 90 degree angles and additionally, 45 
degree structural variants. Despite its low quality factor (Q), the square spiral is the most 
widely used geometry in laying out integrated spiral inductors owing to its flexible 
geometric structure and propensity for seamless simulation.  In this thesis, the square spiral 
was chosen as the most preferred geometry in laying out the inductors. 
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A typical square spiral is illustrated in Fig. 3.1. The most relevant design variables 
for any given square spiral include: length or outer diameter (dout), trace width (W), number 
of turns (N) and the interwinding space (S). Likewise, the most influential process 
parameters include: the substrate resistivity (ρ) and the metal conductivity (σ). While, the 
design parameters aid the designer in approximating the inductance value, process 
parameters abet in the estimation of performance metrics like the quality factor. For a 
comprehensive study of square spiral inductors the reader is directed to the literature in   
[16 - 18]. 
3.3 Loss Mechanisms in Inductors 
It is imperative to understand the underlying loss mechanisms in an effort to design 
high-Q integrated inductors. An on-chip inductor’s performance is largely influenced by 
design parameters such as shape, width, thickness and diameter, and equally by the 
material’s properties used in implementation. Consequently, the losses involved can be 
broadly classified into two categories, namely: substrate losses and metal losses. The metal 
losses encompass: the finite conductivity of the metal, current crowding at edges owing to 
the skin effect, and proximity effects as a result of a neighboring metal layer. On the other 
hand the substrate losses incorporate the parasitic, eddy current and radiation effects. 
3.3.1 Metal Losses 
Inductors are generally implemented using metal layers with a finite conductivity; 
aluminum (Al) in the case of conventional Si processes and gold in GaAs processes, with 
conductivities of 2.5 x 107 and 4.0 x 107Ω-1m-1, respectively. Conductivity and geometry of 
the inductor metal layers have a strong influence on the quality factor of the resulting  
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Figure 3.1: Square spiral with typical geometric parameters. 
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inductor. Resistive losses in the metal windings are an immediate consequence of the finite 
metal layer conductivity. 
DC resistance of the spiral can be easily computed as the product of sheet resistance 
and the number of squares in the spiral. It is more commonly expressed as:  
                                                                                    
eff
s wt
lR ρ=                                                            (3.1) 
where l, w, ρ and teff   represent the length, width, resistivity and effective thickness of the 
metal layer. However, at higher frequencies the resistance of the spiral increases due to 
skin effect and current crowding at the corners [19]. The introduction of copper 
metallization (which enhances the conductivity), and usage of thick metal layers has 
demonstrated improvements in the quality factor of the integrated inductor [20]. 
Additionally, multiple levels of metallization can be used to create the spiral with the 
ultimate goal of reducing the DC winding resistance. However, one could state 
convincingly and with an absolute certainty that most integrated inductors fall short of 
being ideal. While the resistance increases with frequency, substrate loss mechanisms 
begin to play significant roles in degrading the inductor quality factor. 
3.3.2 Substrate Losses 
In conventional Si processes the substrate has an overbearing influence on the 
quality factor, and evidently is a major source of loss and frequency limitation. The Si 
substrate is conductive in nature unlike its GaAs counterpart, with resistivities in the 
neighborhood of 10-20 Ωcm for Si and 106-107 Ωcm for GaAs, respectively. The 
conductive nature of the Si substrate begets multiple loss mechanisms. Electric energy is 
coupled to the substrate owing to a displacement current (Fig. 3.2). The displacement 
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current flows via the substrate to nearby grounds either at the upper surface or at its lower 
opposite. It can be recalled that, in most digital CMOS processes the substrate is a heavily 
doped p-type material and is tied to the ground potential. Moreover, the windings of the 
spiral are separated from the substrate by a thin insulating layer of silicon dioxide (SiO2). 
Hence, the substrate can equivalently be modeled as a grounded resistor in series with a 
capacitor (Fig. 3.3). The current flowing through the lossy capacitor generates ohmic 
losses. Furthermore, the lossy capacitor adversely affects the quality factor of the resulting 
inductor by permitting interaction of RF currents and the substrate. Increased values of the 
parasitic capacitance manifest in reducing the self resonant frequency of the resulting 
spiral. Capacitive losses associated with the spiral can be minimized by decreasing the area 
of the constituting metal lines which, in turn serves to increase the series resistance of the 
inductor. It is generally an accepted practice to use wide inductor lines to compensate for 
low values of metallization conductivity. 
Losses emanate from a coupling of the magnetic field between the substrate and the 
windings of the spiral.  
From Faraday’s law it can be inferred that this time-varying magnetic field induces an 
electric field in the substrate. The resulting electric field sets up an image current that is 
confined to the substrate and flows in a direction opposite to the winding current 
immediately above it (Fig. 3.4). These image currents account for a significant portion of 
the larger substrate related losses in CMOS integrated inductors. A good analogy for the 
current situation is one of a transformer, where windings of the spiral constitute the 
fictitious transformer’s primary winding while the substrate represents its secondary.  In 
addition to the substrate, the magnetic field penetrates well into the windings of the spiral  
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Figure 3.2: An illustration of substrate loss mechanisms. 
 
 
 
 
Figure 3.3: Substrate related capacitive losses. 
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further exacerbating the associated losses.  It can be recalled from the previous discussion 
that the series resistance of the inductor can be minimized by using wider lines; however 
larger inductors result in deeper penetrating magnetic fields thereby negating the benefits 
of wider lines. Alternatively, a better remedy to counter substrate effects would be to etch 
the substrate residing below the inductor. However, such extraneous post processing is non 
standard to the established CMOS process, and is hence discouraged. 
Three dimensional simulations of the spiral windings yield interesting results [19]. 
Eddy currents are generated in the inner conductors of the spiral (Fig. 3.5). When the spiral 
is populated with turns up to the center of the coil, the emerging magnetic field (Bcoil) is no 
longer confined just to the center of the spiral but extends well into its inner turns. 
According to Faraday-Lenz’s law, the transient nature of the magnetic field induces an 
electric field which, in turn is responsible for circular eddy currents in the inner turns. The 
magnetic field (Beddy) associated with these eddy currents opposes the original magnetic 
field (Bcoil) thereby, reducing the total magnetic field (Bcoil + Beddy). The reduced net 
magnetic field necessitates a reduction in the inductance value at high frequencies. Circular 
eddy currents in the inner turns can be attributed to a non uniform current density. The 
current in the inner side (Ieddy) of the inner turns tends to be in phase with the coil current 
(Icoil) leading to a larger than average current density. On the outer side, the eddy and coil 
currents tend to cancel each other decrementing the current density. This phenomenon is 
commonly known as “current crowding” [19, 21]. On a similar token, it can be safely 
concluded that the inner turns of the inductor contribute excessively to the associated losses 
while orchestrating a nominal improvement in the actual inductance. It is therefore a safe 
design practice to use hollow spirals to prevent deterioration of the quality factor [19]. 
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Figure 3.4: Generation of substrate currents on planar inductors. 
 
 
 
Figure 3.5: Generation of eddy currents in inductors. 
 34
3.4 Inductor Model 
The usage of on-chip inductors in Si based RFICs is limited largely due to the 
unavailability of a precise inductor model. Over the years, several studies [22 - 24] have 
concentrated on the intriguing proposition of accurately modeling the complex phenomena 
associated with integrated inductors. High frequency phenomena like skin effect, current 
crowding effect and induced eddy currents, compound the task of physical modeling. In 
this thesis, a simplified two port model was used to characterize the spiral inductor 
incorporated in all VCO designs. The underlying ∏ model [22, 25] (Fig. 3.6) comprises of 
the following network elements: series inductance (Ls), series resistance (Rs), coupling 
capacitance (Cc), which models the capacitive coupling between the spiral and the 
underpass, oxide capacitance between the spiral and the substrate modeled by Cox, and 
substrate resistance and capacitance RSi and CSi, respectively. RSi can be attributed to the 
conductivity of silicon, and is largely a consequence of majority carrier  
concentration. Likewise, CSi represents high frequency capacitive effects inherent to most 
semiconductor materials. The substrate resistance and capacitance are proportional to the 
area occupied by the spiral, and therefore are found to scale with length and width of the 
spiral.The substrate related parasitic components Cox, CSi and RSi can be equivalently 
lumped to the series combination of RSub and CSub (Fig. 3.7).  
3.4.1 Series Inductance (LS) 
The exact calculation of the inductance of a planar square spiral inductor can be 
accomplished using field solvers (Maxwell’s method). 3D field solvers give exact values 
but are computationally intensive and are hence, not used in this thesis. The inductance can 
be computed using the Greenhouse theory and a host of other simpler, empirical 
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expressions. This section adopts the following sequence in discussing the methods involved 
in estimating the planar spiral inductance: Greenhouse method [26] of estimation will be 
considered first from a legacy standpoint and its added computational lucidity, followed by 
a discussion of recently published expressions that have demonstrated good accuracy in 
predicting the spiral inductance.  
The Greenhouse algorithm for determining the overall inductance involves 
computing the self inductance of each conductor segment, and the positive and negative 
mutual inductances between all possible pairs of conductor segments. The self inductance 
of a straight conductor is expressed as follows [26]: 
                                               ⎥⎦
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where L is the self inductance in µH, l is the conductor length in cm; GMD and AMD 
represent the geometric and arithmetic mean distance, respectively. Since, the top layer of 
metal is used to create the spiral, it can be considered as a thin film inductor in which case, 
equation (3.2) assumes the form [26]: 
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where a and b are the rectangular dimensions of the cross section. The magnetic 
permeability µ is equal to 1, and the skin depth phenomenon has little effect on thin films. 
T is equal to 1 for microwave frequencies. 
In the case of rectangular or square planar coils, straight conductor segments are 
parallel to other conductor segments; accordingly, the mutual inductance between these 
parallel tracks contributes to the total inductance of the coil. Fig. 3.8 illustrates the top view 
of 2-turn (8-segment) rectangular spiral inductor. 
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Figure 3.6: Illustration of conventional ∏ model [22, 25]. 
 
 
Figure 3.7: Equivalent ∏ model. 
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The spiral inductor is constructed by using the top metal layer for creating the 
spiral, and the bottom metal layer for routing the underpass. The inductance of the spiral 
under consideration is equal to the sum of the self-inductance for each segment in the coil 
plus the mutual inductance; which is determined by the geometry, and the phase 
relationship between the currents carried by those lines. Fig. 3.9 illustrates the model used 
in analyzing the voltage and current relationships in two conductors carrying in-phase 
currents. 
                                                               MjILjIV ωω ⋅+⋅= 211                                                       (3.4) 
                                                               MjILjIV ωω ⋅+⋅= 122                                                      (3.5) 
For in phase current, V1 = V2. Manipulating equations (3.4) and (3.5) the impedance 
of coil 1 can be calculated as:  
                                                                )( MLjZin += ω                                                                   (3.6) 
Therefore, the inductance of the conductor increases by a factor M, where M is the 
mutual inductance between the two conductors. In the case of out-of-phase current, the 
inductance of the conductor decreases by a factor M as V1= - V2. In general, the inductance 
of a conductor can be expressed as, 
                                                                     MLL self ±=                                                                     (3.7) 
The mutual inductance between two conductors is a function of the length of the 
conductors and the geometric distance between them. Equivalently, 
                                                                              lQM 2= ,                                                                   (3.8) 
where, M is the mutual inductance in nH, l is the length of the conductor in cm, and Q is 
the mutual inductance parameter.  
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Figure 3.8: Top view of a 2-turn (8-segment) rectangular spiral. 
 
 
Figure 3.9: Model of two conductors carrying in-phase and out-of-phase currents. 
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The mutual inductance parameter, Q is computed as [26]:  
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In this equation GMD, the geometric mean distance between the two conductors, is 
approximately equal to the distance between the track centers. The exact value of GMD 
may be calculated from the following equation [26]: 
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where, d is the center-to-center separation between the conductors, and w is the width of 
the conductors. In the case of two parallel conductors with lengths j and m, the total mutual 
inductance can be represented by [26], 
                                                     )()(2 , qpqmpmmj MMMMM +−+= ++                                   (3.11) 
and the individual M terms are calculated using equation (3.8) and the lengths 
corresponding to the subscripts; that is, 
                                                        pmpmpmpm QpmQlM ++++ +== )(22                                      (3.12) 
The total inductance of the spiral can be calculated as the sum of the self 
inductances of all the straight segments and all the mutual inductances, positive and 
negative. It should be noted that the mutual inductance is positive when current flow in two 
conductors is in the same direction, and negative for current flow in opposite directions. 
The total inductance of the spiral (LT) is then expressed as,  
                                                                       −+ ++= MMLLT 0                                                     (3.13) 
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where, L0 is the self inductance of all the straight segments, M+, the total positive mutual 
inductance due to in-phase current and M-, the total negative mutual inductance due to out-
of-phase current. For instance, L0, M+ and M – for the two-turn spiral of Figure 3.8 is given 
by, 
                                                     876543210 LLLLLLLLL +++++++=                             (3.14) 
                                                          ( )8,47,36,25,12 MMMMM +++=+                                     (3.15) 
                                 ( )8,67,56,45,38,24,27,13,12 MMMMMMMMM +++++++=−       (3.16) 
The Greenhouse method offers sufficient accuracy and reasonable speed, but fails 
to provide an inductor design directly from specifications and is cumbersome for an initial 
design pass. Recently new expressions have emerged for computing the inductance of 
square, hexagonal, octagonal and circular planar inductors which are given by equations 
(3.17), (3.18) and (3.19). The first expression, equation (3.17) is based on a modification of 
an expression developed by Wheeler; the second expression, Equation (3.18) is derived 
from electromagnetic principles by approximating the sides of the spirals as current-sheets 
[27]; and the third, equation (3.19) is a monomial expression derived from fitting to a large 
database of inductors [27]. All three expressions are simple, accurate, and possess error 
margins of 2-3 percent. These attributes corroborate their utility in design and synthesis of 
planar inductors. A comprehensive review of these expressions can be found in the 
literature [27]. Equations (3.17) to (3.19) are described in brief for the reader’s reference. 
For a given shape, an inductor is completely specified by the number of turns n, the turn 
width w, the turn spacing s, and any one of the following: the outer diameter dout, the inner 
diameter din, the average diameter ( )inoutavg ddd += 5.0 , or the fill ratio, defined 
as ( ) ( )inoutinout dddd +−=ρ . 
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The original Wheeler’s formula can be modified for planar spiral integrated 
inductors as: 
                                                                           ρμ 2
2
01 1 K
dn
KL avgmw +=                                                (3.17) 
where ρ is the fill ratio defined previously. The coefficients K1 and K2 are layout dependent 
and are shown in Table 3.2. Lmw is the inductance of the planar spiral conductor after 
Wheeler’s modification. 
Another simple and accurate and accurate expression for the inductance of a planar spiral 
can be obtained by approximating the sides of the spirals by symmetrical current sheets of 
equivalent current densities. The resulting expression is [27] 
                                                         ( ){ }243212 ln2 ρρρμ ccccdnL avggmd ++=                          (3.18) 
where, the coefficients ci are layout dependant and are shown in Table 3.3. 
The monomial expression used for computing the self inductance is based on a data 
fitting technique. It is useful owing to its accuracy and simplicity, and also for its 
applicability in optimizing the design of inductors and circuits containing inductors with 
the help of geometric programming. The expression [27] is given by, 
                                                                     54321 αααααβ sndwdL avgoutmon =                                           (3.19) 
where the coefficients β and αi are layout dependant and given in Table 3.4. A Matlab 
program developed to compute the inductance using the above expressions is included in 
Appendix A. 
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3.4.2 Series Resistance (RS) 
The series resistance Rs represents the metal loss described in section 3.1.1 and is 
formulated by equation (3.1). Skin effect and its manifestation on the metallization losses 
has been ignored in the calculation of the series resistance. However, one may choose to 
estimate skin depth, δ using the relation,  
f0πμ
ρδ =                                                                   (3.20) 
where, ρ is the resistivity of the metal spiral, μ0 is the free space magnetic permeability and 
f is the frequency. The variation of skin depth with the operating frequency is included in 
Table 3.1. It is evident from this table and for a metal-2 thickness of 1 μm that skin depth 
begins to dominate metallization losses for frequencies greater than 8 GHz, and hence 
ignored for the current operating frequencies of interest, 1.1 and 1.8 GHz, respectively.  
3.4.3 Substrate Parasitics (Rsub, Csub) 
The substrate parasitics of an inductor residing on a Si substrate are physically 
modeled by the three network elements Cox, CSi and RSi. Cox represents the oxide 
capacitance whereas CSi and RSi represent the silicon substrate capacitance and resistance, 
respectively. The equivalent substrate parasitics CSub and RSub scale proportionally with the 
area of metallization (lw).Therefore [22, 25], 
                                                                     )(
2
1 lwCC unitSub ⋅⋅≈                                                       (3.20) 
                                                                      )(2 unitSub Rlw
R ⋅≈                                                            (3.21) 
where, Cunit and Runit are the unit area substrate parasitic capacitance and resistance, 
respectively. Cunit and Runit are themselves functions of substrate resistivity and inter-
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dielectric thickness. CC only models the capacitance emanating from the overlap of the 
spiral and the underpass. Fringing field effect capacitance between the adjacent turns of the 
spiral is ignored in the computation of the capacitance, CC.  
3.5 Inductor Quality Factor 
Quality factor is traditionally defined as the ratio of the energy stored to the energy 
dissipated per cycle. Mathematically, this fundamental concept in an inductor’s context is 
abstracted as: 
                             
Period nOscillatio One in LossEnergy 
Energy Electrical Peak -Energy   MagneticPeak
Q π2=                       (3.22) 
The Q of on-chip inductors is computed using the lumped model (Fig. 3.6) presented in the 
previous section. For ease of calculation, the lumped model is converted to a one port 
connection, and the oxide and substrate parasitics Cox, CSi and RSi replaced by an equivalent 
frequency dependant shunt resistance Rp and capacitance Cp (as shown in Fig. 3.10) while 
continuing to preserve the inductor performance characteristics. Rp and Cp are given by the 
expressions: 
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From the equivalent circuit of Figure 3.11, the peak electrical and magnetic energies, and 
the energy lost in one oscillation period can be calculated as, 
                                                  ( )[ ]22
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p
+=                                     (3.25) 
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where, Vp is the peak (or maximum) amplitude of the sinusoidal oscillation 
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The resulting quality factor is calculated by substituting equations (3.25)-(3.27) into the 
expression for Q defined previously (Equation 3.22). 
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Here, the term SRLω denotes the magnetic energy stored, and the series loss in the spiral. 
The second term in equation (3.28) represents the substrate loss, while the last term 
represents the self-resonant factor, which yields the reduction in Q owing to an increase in 
the peak electric energy for an increase in frequency. The self resonant frequency for the 
inductor ω0 can be determined by setting the self resonant factor to zero and solving for ω 
in the resulting equation (3.29). 
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Typically, the inductance and the quality factor of a monolithic inductor are 
calculated by converting the measured or simulated S-parameters to Y-parameters, and 
using these Y-parameters to determine L and Q. For cases where one side of the inductor is 
grounded (i.e. single ended or unbalanced inductor), L and Q are expressed as, 
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3.6 Inductor Simulation Tools 
All inductors used during the course of this thesis were designed using the freeware 
program Analysis and Simulation of Spiral Inductors and Transformers for ICs (ASITIC) 
[28]. Although it is possible to numerically compute the inductance value using the 
expressions described previously (equations (3.17) – (3.19)), it is an extremely formidable 
task to analytically predict the losses associated with an integrated inductor. ASITIC is a 
UNIX based program freely available from the University of California, Berkeley. It is a 
useful tool to - analyze, model and optimize passive structures employed on conducting 
substrates. The tool supports conventional and non-conventional polygon geometries alike. 
A set of predefined commands as part of its accompanying arsenal, make the generation of 
a spiral inductor of the required dimensions possible. The program references a technology 
file which abstracts the substrate carrying the integrated inductor. The technology file 
boasts a lucid format for convenient editing, and modification of technology and process 
related parameters. A description of the form and structure of the technology file is 
included in the section dedicated to the inductor design. All simulation results are reported 
in terms of S-parameters which, can in turn be numerically fit into the lumped circuit model 
of Figure 3.7.  
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Table 3.1 
Variation of skin depth with frequency 
 
Frequency (GHz) Skin Depth (μm) 
0.1 8.71740380 
0.5 3.89854149 
1.0 2.75668513 
1.1 2.62839614 
2.0 1.94927074 
3.0 1.59157290 
4.0 1.37834256 
5.0 1.23282706 
6.0 1.12541199 
8.0 0.97463537 
10.0 0.87174038 
15.0 0.71177304 
20.0 0.61641353 
25.0 0.55133702 
40.0 0.43587019 
50.0 0.38985415 
 
 
 
 
Table 3.2 
Coefficients for Modified Wheeler Expression [27] 
 
Layout K1 K2 
Square 2.34 2.75 
Hexagonal 2.33 3.82 
Octagonal 2.25 3.55 
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Table 3.3 
Coefficients for Current Sheet Expression [27] 
 
Layout c1 c2 c3 C4 
Square  1.27 2.07 0.18 0.13 
Hexagonal 1.09 2.23 0.00 0.17 
Octagonal 1.07 2.29 0.00 0.19 
Circle 1.00 2.46 0.00 0.20 
 
 
 
Table 3.4 
Coefficients for Data-Fitted Monomial Expression [27] 
Layout β Α1(dout) α2(w) α3(davg) α4(n) α5(s) 
Square 1.62 x 10-3 -1.21 -0.147 2.40 1.78 -0.030 
Hexagonal 1.28 x 10-3 -1.24 -0.174 2.47 1.77 -0.049 
Octagonal 1.33 x 10-3 -1.21 -0.163 2.43 1.75 -0.049 
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Figure 3.10: Lumped one-port on-chip inductor model. 
 
 
 
 
Figure 3.11: Equivalent circuit of one-port on-chip inductor model. 
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Other accurate planar full wave EM simulators like Sonnet [29] or full 3D finite element 
simulation software like Ansoft HFSS [30] could be used for precisely characterizing the 
inductor performance. However, such tools were not available during the course of this 
thesis, and hence not discussed in this section. 
3.7 Inductor Design 
All inductors used in this thesis were realized in an iterative fashion for an intended 
use in cross-coupled CMOS LC oscillators. The primary objective in the design process 
was to design inductors to support the oscillator’s operating frequency of 1.1 GHz. A tank 
circuit with C = 2.2 pF and L = 8.0 nH exhibits a center frequency of 1.1 GHz, and was 
accordingly chosen as a starting point in the inductor design. The tank circuit inductance of 
8 nH is implemented as a series combination of two inductors, each, with a self inductance 
of 4 nH. 
3.7.1 Design of 4 nH Inductor 
Several inductors were designed and simulated during the course of this study with 
variations in the key geometric parameters, namely, the outer diameter, dout varying 
between 150 – 220 µm, trace width, W varying between 8 – 15 µm while maintaining an 
interwinding space, S of 3.2 µm. All inductors were simulated using the two highest metal 
levels (i.e. those with the highest conductivity): metal 1 (M1) and metal 2 (M2), available 
in a 1.5 µm double-poly, 2-metal CMOS process. The vertical dimensions of the process 
layers are as indicated in the technology file included in Appendix B. The technology file 
in ASITIC incorporates a similar set up for characterizing the process specific parameters 
like layer thickness and sheet resistance of various layers. The thickness of first and the 
second metal levels M1 and M2, respectively was about 1.0 µm while the isolating oxide 
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between metal layers was about 1.5 µm. The resistivity of the p-type bulk below the 
inductors was 0.1 Ω-cm approximately.  
The guidelines listed in [19] proved invaluable in arriving at the final inductor 
geometry, and are listed below for the reader’s reference. Conformance to these guidelines 
guarantees a reasonable inductor performance quality factor at the desired value of 
inductance and operating frequency. The general design guidelines include: 
1) Very wide metal conductors / traces are discouraged due to the overbearing 
influence of skin effect on performance degradation. A 10 to 15 µm line width (W) 
yields a quality factor of 3 to 5 for the desired operating frequency of 1.8 GHz [31]. 
2) Hollow coils / inductors are always preferred over inductors filled up to the center. 
Innermost turns of the spiral suffer form an excessive increase in resistance due to 
the generation of eddy currents at high frequencies; consequently their contribution, 
if any, to the overall inductance value is far outweighed by the accompanying 
deterioration of the quality factor. 
3) It is prudent to limit the area occupied by the spiral inductor. At high frequencies, 
the magnetic field generated by the inductor induces currents in the substrate which 
in turn compound the resistive losses, thereby, limiting the overall inductance value. 
Unlike larger coils, the magnetic field associated with smaller coils penetrates less 
deep into the substrate alleviating the severity of the associated losses.     
4) Tight magnetic coupling using the minimal allowable interwinding spacing (S) not 
only maximizes Q but also reduces the total chip area. Accordingly, the 
interwinding spacing in this design was limited to the minimal allowable M2-to-M2 
spacing of 3.2 µm. 
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The parameters of the final inductor selected are listed in Table 3.5. The total tank 
circuit inductance was implemented by connecting two of the above inductors in series to 
yield a dual inductor structure of L = 8.41 nH and a quality factor of 3.3 at the center 
frequency of 1.1 GHz. Several inductor geometries explored before arriving at the final 
geometry of the integrated inductor is included in Appendix C. Plots of the equivalent 
resistance, Req ,and self inductance, L versus frequency for the final series inductor 
structure are shown in Figures 3.12 and 3.13, respectively. These plots were obtained as a 
consequence of the inductor simulations carried out in ASITIC. 
3.7.2 Layout of Inductors 
The layout of the final inductor (Figures 3.14 and 3.15) in this design was carried 
out using Tanner Inc.’s L-Edit. However, the inherent lack of support for inductors in the 
layout and verification environment exacerbates the task of simulating the overall oscillator 
circuit incorporating these inductors. A quick solution to the above problem lies in 
modifying the extract definition file used by L-Edit, and was devised with the support of 
Tanner Inc. Extraction in L-Edit is a method of verifying the layout. The extraction process 
generates a netlist that describes the circuit represented by the layout in terms of device and 
connectivity information. The general device extractor in L-Edit recognizes active devices, 
passive devices and non standard or compound devices (subcircuits). Process independence 
is maintained by means of an extract definition file (.ext) which describes how layers 
interact electrically. The extract definition file accomplishes this by defining the 
connections between two different process layers, and characterizing devices in terms of 
their type, component layers, pins and model names. The following example illustrates the 
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modification carried out in the extract definition file to recognize an inductor in a CMOS n-
well process: 
#Inductor 
device = ind( 
  RLAYER=inductor; 
  Plus=Metal2; 
  Minus=Metal1; 
  Model=; 
  ) IGNORE_SHORTS; 
 
The above statement causes an inductor to be written to the output by extracting inductors 
available between two points. The extracted inductor has the following format in the 
SPICE output file: 
Lname  n1 n2 [model] [L=]  
where ‘Lname’ is the name of the inductor, ‘n1’ and ‘n2’ are the two electrical nodes (pins) 
between which the inductor is connected. As the extraction engine in L-Edit lacked the 
ability to compute a numerical value of the inductance, alternatively, the self inductance 
obtained as a consequence of the inductor design simulations in ASITIC was used. The 
‘model’ designator in the above statement refers to the broadband ∏ model of an inductor. 
The procedure to arrive at the spiral’s broadband ∏ model can be summarized as follows: 
1) The 2-port parameters (s or y) of the desired spiral are calculated by carrying out 
simulations in ASITIC. 
2) A circuit representation of the 2-port network is then selected.  
3) A SPICE deck representing the 2-port is created and the SPICE circuit simulator is 
subsequently used to fit the circuit parameters to the calculated s-parameters. The 
result is a broadband model for the spiral with the ability to be used in simulations 
for the oscillator design. A sample illustration of the circuit file used for 
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representing the Spice deck for the equivalent ∏ model of Fig. 3.7 is included in 
Appendix D. 
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Table 3.5 
Final parameters of the integrated inductor 
 
Parameter Value 
Outer diameter, dout (µm) 210 
Trace width, W (µm) 10 
Interwinding space, S (µm) 3.2 
Number of turns, N 4 
Inductance, L (nH) 4.1 
Quality Factor, Q 3.3 
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Figure 3.12: Self inductance versus frequency for the series inductor structure. 
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Figure 3.13: Equivalent resistance versus frequency for the series inductor structure. 
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Figure 3.14: Layout of single inductor. 
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Figure 3.15: Layout of dual (series) inductor. 
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CHAPTER 4  
        VARACTORS 
4.1 Background 
Implementation and optimization of on-chip inductors generally dominates the 
design and turnover time of LC based VCOs. It is not unusual to channel significant efforts 
into the reduction of parasitic resistances and capacitances associated with the monolithic 
inductor. Their heavy influence on the inductor’s quality factor, as well as the quality factor 
of the LC tank speaks volumes in terms of performance degradation. However, it can be 
recalled that the capacitance, C constituting the LC tank bears a finite Q-value. In addition, 
a part of this capacitance is voltage controlled, or in other words implemented as a 
varactor. The series resistance of a varactor has an overbearing influence on the overall 
quality factor of the tank circuit; hence every effort must be made to carefully design the 
same.     
Traditionally, most monolithic VCO implementations [19, 32] have relied on reverse-
biased diode varactors for enabling a voltage dependant frequency tuning. In conformance 
to a typical n-well CMOS process, one can recall that three types of diode structures exist; 
they include: n+/p- bulk, p+/n-well and n-well/p- bulk. For instance, the p+/n-well diode 
structure (Fig. 4.1 (a)) possesses a low series resistance resulting from a higher level of n-
well doping compared to the p- bulk. Fig. 4.1 (b) illustrates the capacitance versus voltage 
(or C-V) characteristics of a typical p+/n-well bulk diode structure. The p+/n-well structure 
boasts a reasonably high quality factor of 20 or more making it a suitable candidate in RF 
VCO implementations.  
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However reverse-biased diode varactors fall short of all the fizz in certain critical 
areas. Large voltage swings typical of most RF circuits forward bias these diodes offsetting 
performance gains if any. Another major problem concerning the design of diode based 
varicaps emanates from the lack of a suitable device model. However, an alternative device 
capable of delivering a voltage controlled capacitance, and readily available in any digital 
CMOS process: is the gate capacitance of a MOS transistor. The MOS varicap overcomes 
some of the limitations associated with a diode varicap while rendering good tuning 
performance, and is hence the preferred choice in this thesis for implementing the tuning 
element of the VCO. 
4.2 MOS Varactor 
The MOS capacitor has a structure that is analogous to a parallel plate capacitor, with 
the drain, source and bulk (D, S, B) of a pMOS transistor connected together realizing one 
plate of the capacitor, while the polysilicon gate constituting the other. The capacitance of 
such a structure shows non-linear dependence on the gate-bulk voltage VBG. The resulting 
MOS capacitor is illustrated in Figure 4.2. An inversion channel with mobile holes 
manifest for the voltage VBG > |VT | (VT is the threshold voltage of the transistor). The 
MOS capacitor is driven to operate under strong inversion for the condition VBG >> |VT |.  
In contrast, for any value of the voltage VG > VB, the device enters the accumulation 
region. The voltage at the semiconductor-gate oxide interface is positive enough to 
facilitate the free motion of electrons. The value of the MOS capacitance, Cmos in the strong 
inversion and accumulation region is at its maximum, and is equal to Cox, in turn estimated 
as oxoxox tWLC )( ×= ε  where WL× is the transistor channel area, and tox is the gate oxide 
thickness. The details of the MOS C-V behavior can be found in any text book [36]. 
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(a) 
 
 
 
(b) 
Figure 4.1: (a) CMOS p+/ n-well junction varactor and (b) capacitance versus voltage 
characteristics. 
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For intermediate values of VBG the device traverses from depletion to weak to 
moderate inversion. These regions are characterized by very few or few mobile charge 
carriers at the gate oxide interface. This initiates a decrease in the MOS capacitance Cmos 
i.e., Cmos < Cox. In this situation Cmos can be visualized as the series interconnection of Cox 
with the parallel network of capacitances Cb and Ci. Here, Cb accounts for the modulation 
of the depletion region and Ci is related to the variation of the number of holes at the gate 
oxide interface. In the depletion region of operation Cb (Ci) dominates the MOS 
capacitance while neither dominates the weak inversion region. Fig. 4.3 is a qualitative 
illustration of the Cmos-VBG characteristics obtained by super imposing a small signal over 
the DC bias voltage VBG. 
The nonmonotonic nature of the small signal C-V characteristics of a MOS 
capacitor with SBD ≡≡  [33] hampers the tuning capability of the VCO circuit. However, 
other alternatives exist to facilitate a monotonic tuning characteristic. One simplistic 
approach involves separating the connection between D-S and B, and connecting B to the 
highest available DC voltage in the circuit; most frequently, the power supply terminal VDD 
(Fig. 4.4). The pMOS capacitor with VB = VDD is restricted to the weak, moderate or strong 
regions of operation and never enters the accumulation region. This topology is more 
commonly termed as the inversion-mode or I-MOS capacitor and demonstrates a 
significantly wider tuning range (Fig. 4.5). 
Accumulation mode MOS capacitors [34] offer an interesting and attractive 
alternative to the SBD ≡≡  pMOS capacitors, with a wider tuning range and lower 
parasitic resistance. The accumulation mode (A-MOS) capacitor (Fig. 4.6) differs from the 
conventional PMOS transistor.  
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Figure 4.2:  MOS Capacitor. 
 
 
Figure 4.3: Capacitance versus voltage characteristics of a MOS capacitor. 
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Figure 4.4: Inversion-mode MOS capacitor. 
 
 
Figure 4.5: Capacitance versus voltage characteristics of inversion-mode MOS capacitor. 
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This structure is made possible by removing the p+- doped D-S diffusions, and 
replacing then with n+ bulk contacts which in turn minimizes the parasitic n-well 
resistance. The capacitance versus voltage characteristics of an accumulation mode MOS 
capacitor is shown in Fig. 4.7. However, the lack of a suitable device model exacerbates 
the RF designer’s task, and hence remain an unpopular topology in the realization of MOS 
varactors. Due its monotonic nature all VCOs in this thesis were realized using an 
inversion mode (I – MOS) capacitor. 
4.3 Varactor Design 
The central aim in designing the varactor is to create a tank circuit with L = 8.41 nH 
and C = 2.4 pF. These values guarantee a central frequency of 1.1 GHz. The tank circuit 
capacitance is realized as a linear combination of the variable varactor (tuning) capacitance 
and the fixed parasitic capacitance associated with the inductor and the amplifier (or 
negative gm core). The tuning range of the VCO is largely limited by the presence of these 
frequency independent parasitic capacitances. 
The tuning varactor capacitance was implemented by connecting two identical 
pMOS transistors in series, and set to operate in the inversion mode. In order to meet the 
requirement of a tank capacitance of 2.4 pF, the varactor was designed to support a 
capacitance of 1.1 pF (approximately), while the remaining 1.3 pF was distributed among 
the inductor and the active device parasitics. The varactor has a maximum capacitance of 
1.3 pF and a minimum capacitance of 0.8 pF. This variable capacitance facilitates a 10 % 
tuning ability over the frequency range of 1.08 GHz – 1.19 GHz. The varactor was 
designed with the intention of maximizing the quality factor.  
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Figure 4.6: Accumulation-mode MOS capacitor. 
 
 
 
 
Figure 4.7: Accumulation mode MOS capacitor characteristics. 
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This was achieved by using the minimum channel length (L) supported by the process, 
reducing the width (W), and increasing the number of gate fingers (N).Therefore, the 
resulting overall varactor has the following dimensions:  width, (W) = 5.6 µm, channel 
length, (L) = 1.6 µm and number of fingers, (N) = 190 (Fig. 4.8). The two series varactors 
in turn consist of 5 parallel devices comprising of 38 fingers each (Figure 4.9). The 
implementation schematic of the varactor and a cross section of its corresponding layout 
are illustrated in Fig. 4.9 and Fig. 4.11, respectively. The corresponding tank capacitance 
versus tuning voltage (Vtune) characteristics is shown in Figure 4.10. 
4.4 Simulation of Varactor Characteristics 
The simulation of the small signal C-V characteristics of an inversion-mode 
varactor in PSPICE is often tricky. A combination of AC sweep and parametric analysis is 
used to arrive at the capacitance versus voltage plot. A 1.1 GHz, 10mV signal is applied 
across the varactor and the resulting current through this device is measured. The DC 
voltage of 1.25 V (or VDD /2) is applied at the gate terminal. The tuning voltage, Vtune is 
stepped parametrically from -2V to +3.5V. The capacitance can be easily calculated using 
the relation defined in equation 4.1. A goal function in PSPICE with a construct as 
indicated below (equation 4.2) is used to compute the resulting C-V characteristics. An 
illustration of the circuit schematic used for simulation, and its corresponding C-V 
characteristics are shown in Fig. 4.12.  
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Figure 4.8: Series connection of pMOS varactors. 
 
Figure 4.9: Actual implementation schematic of the pMOS varactor. 
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Figure 4.10: Tank capacitance versus tuning voltage, Vtune. 
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   Figure 4.11: Cross section of the varactor layout. 
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Figure 4.12:  Circuit used to simulate the varactor C-V characteristics. 
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CHAPTER 5  
     OSCILLATOR DESIGN 
5.1 Background 
The design of a monolithic inductor and a PMOS varactor was presented in Chapters 
3 and 4, respectively. The design and implementation of a negative resistance oscillator 
composed of these individual components forms the subject of discussion in the ensuing 
chapter. The nature of the constituting components, and the impact they posses on the 
behavior of the larger oscillator circuit is a matter of extreme importance, and bears an 
overbearing influence on the underlying oscillator design. The design of an integrated 
oscillator does not conform to a linear paradigm and like most analog designs is the 
product of an iterative trial and error methodology. 
Two different versions of the oscillators were designed and fabricated as part of the 
test chip. In addition to the oscillator circuits, a host of test structures were incorporated to 
better characterize the performance of the constituting circuit components. 
5.2 Oscillator Design 
The design of the oscillator is based on the principle of a negative transconductance 
(-Gm) oscillator presented in Chapter 2. A cross-coupled CMOS differential topology was 
chosen as the preferred topology owing to its low phase noise performance. The primary 
goal in the design of the oscillator is to size (design) the active devices to overcome the 
losses associated with the tank parallel resistance, Rp. The losses associated with the tank 
inductance (L = 8.41 nH) and capacitance (C = 2.4 pF) can be represented by the parallel 
resistance, Rp = 230Ω (obtained from inductor and varactor) design simulations.   
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Alternatively, Gtank = 1/Rp = 1/230 = 4.348 mS. Therefore, in order to ensure 
oscillations, and to compensate for tank losses, negative transconductance associated with 
the active devices (nMOS and pMOS transistor pairs). Hence, 
                                                              Gm >= 4.348 mS.                                                        (5.1) 
To ensure the occurrence of oscillation, a start-up safety factor of 1.5 was chosen. 
The resulting value of - Gm is equal to 6.522 mS. It can be recalled from the discussion in 
Chapter 2 that, the negative transconductance of the parallel cross-coupled pair is given by 
the relation: 
                                                                          ⎟⎟⎠
⎞
⎜⎜⎝
⎛ +=
2
mpmn
m
GG
G                                                     (5.2) 
where Gmn and Gmp is the transconductance associated with the NMOS and PMOS 
transistors, respectively. In order to maintain the symmetry of the oscillator outputs Gmn 
should be equal to Gmp, and in the current design, Gmn = Gmp = 6.522 mS.  
The MOS devices are sized, i.e., the W/L ratio of the nMOS (M1, M2) and pMOS (M3, M4) 
devices constituting the -Gm core are computed using the relations, 
                                                        ( )thGSoxnmn VVL
WCG −⋅⎟⎠
⎞⎜⎝
⎛⋅⋅= μ                                              (5.3) 
                                                        ( )thGSoxpmp VVL
WCG −⋅⎟⎠
⎞⎜⎝
⎛⋅⋅= μ                                              (5.4) 
The gate length was restricted to the minimum dimension value of 1.6 µm as 
supported by the process. This resulting (W/L) values include: 
( ) mmLW MM μμ 6.148021 =−  and ( ) mmLW MM μμ 6.1148043 =− , respectively. A tail 
current device is added to the VCO circuit, in order to have a greater control over the 
oscillator’s output voltage swing. The tail current device is implemented as a simple 
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NMOS current mirror. The dimensions of the transistors constituting the NMOS current 
mirror are as follows: ( ) ( ) mmLWLW MM μμ 6.1200065 == . The (W/L) ratio of the 
transistors constituting the current mirror is large, and for (VGS >> Vth) presents an 
effective short circuit to ground. The tail current can be varied to vary the peak-to-peak 
oscillator output voltage swing. A change in the tail current modifies the negative 
resistance presented to the tank circuit, and hence modifying the oscillator output voltage 
swing. The implementation schematic of the VCO is illustrated in Fig. 5.1. Two 1 kΩ 
resistors were added in series with each of the oscillator outputs, Vout1 and Vout2. The series 
resistors alleviate the effect of loading by the test equipment used to measure the oscillator 
outputs. Implementation schematic of the modified VCO is shown in Fig. 5.2.    
5.3 Oscillator Simulation 
The oscillator design in this thesis was simulated using the OrCAD PSPICE 
Simulator. All active devices were simulated using model parameters available from 
MOSIS for the AMI Semiconductor 1.5 micron ABN process for the November 2005 run. 
The MOSIS model parameters used in the design phase are included in Appendix E. The 
“series” inductor structure was simulated using the ∏ model generated from the S-
parameter data obtained from simulations in ASITIC. During simulation the oscillations of 
the circuit are started by applying a small transient made available by the .IC statement in 
SPICE. In real world oscillators, noise inherent to the system is adequate to facilitate the 
oscillator startup. The simulated oscillator output at the terminals Vout1 and Vout2 is shown 
in Fig. 5.3.      
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Figure 5.1: VCO Circuit. 
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Figure 5.2: Modified VCO Circuit. 
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Figure 5.3: Oscillator single ended outputs. 
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5.4 Layout of the Test Chip 
The VCO core and the accompanying test structures in this chip were laid out using 
Tanner Inc.’s L-Edit layout editor and implemented in AMI Semiconductor’s 1.5 micron 
ABN process - a two-metal, two-poly n-well CMOS process. The complete test chip 
included two VCO circuits and a variety of test structures. Of the two VCO circuits, one 
VCO structure has its outputs Vout1, Vout2 and its DC inputs VDD, IBias, Vtune and GND 
connected to bond (probe) pads placed on the test chip while, the other VCO structure has 
its inputs and outputs bondwired to the package (Fig. 5.4). These bond pads allow the 
circuit to be microprobed using RF micro probes. The probe pads are laid out to have the 
bond pad pitch match the pitch of the micro probes. The probe pads laid out are square 
bond pads with a dimension of 100 µm x 100 µm, a pad pitch of 150 µm and inter-pad 
spacing of 50 µm. The test structures integrated include a series inductor, short circuit and 
open circuit bond pad structures have been integrated for the sole purpose of calibration 
during network measurements. These structures enable the accurate measurement of the 
quality factor, Q of the on-chip inductor. The complete test chip layout is shown in Figure 
5.5. 
5.5 Test Setup Measurement Configuration 
The overall performance of the high frequency DUT (Voltage Controlled Oscillator) was 
largely influenced by the quality of the interface board used to interface the VCO chip with 
the oscilloscope. Parasitic capacitances and impedance discontinuities in the cabling and 
interconnections result in voltage and current reflections and have a significant influence 
on degrading the VCO performance. Additionally, these disturbances compromise the 
signal integrity and introduce significant RF noise.  
 78
 
 
 
 
      
 
Figure 5.4: Final VCO layout. 
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Figure 5.5: Complete test chip layout. 
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  The DUT Interface Board (Fig. 5.6) consists of a perforated component board with 
corner standoffs, 3.5 mm SMA-female coaxial surface-mount input/output connectors 
attached through custom-drilled pilot holes, a 40-pin DIP IC socket, and signal jumper 
sockets. Gold-plated SMA connectors and sockets were used to resist corrosion for 
maximum signal transfer. The bodies of the SMA connectors, which are tied to the 
oscilloscope ground through the outer coaxial conductor, and are in turn connected to 
provide a common ground reference for input and output signals.  The oscillator 
measurement configuration is as illustrated in Fig. 5.7. Two HP E3631A DC supplies were 
used to provide the oscillator inputs. These supplies were chosen specifically due to their 
inherent ability to operate in constant voltage (CV) or constant current (CC) mode 
contingent on the load conditions. Of the two supplies used, one was set up to operate in a 
constant current (CC) mode yielding a bias current of 5mA, while the other was set up to 
provide a fixed voltage of  +2.5V (VDD) and a variable tuning voltage (VTune) ranging from 
0 to 3V. The Tektronix 11801A Digital Sampling Oscilloscope with two sampling heads, 
SD-14 and SD-24 was used for all experimental measurements to guarantee maximum 
bandwidth, and good source and cabling impedance matching (50 Ω). Of the two measured 
signals VOut+ and VOut- , one was used as an external trigger input source of the 
oscilloscope. This set up ensured that sufficient trigger threshold voltage was available to 
carry out the desired measurements. VCO tuning characteristics for the test chip is shown 
in Fig. 5.8. Micro photograph of the fabricated 1.1 GHz CMOS LC VCO chip is shown in 
Fig. 5.9. 
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Figure 5.6: DUT Interface Board. 
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Figure 5.7: Oscillator measurement setup. 
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Figure 5.8: VCO tuning characteristics. 
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Figure 5.9: Micro photograph of the 1.1 GHz CMOS VCO test chip (1.5 µm CMOS). 
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5.6 1.8 GHz VCO 
This section aims to discuss the design and implementation of a 1.8 GHz CMOS LC 
voltage controlled oscillator in the AMIS 0.5 micron C5 process. The inductor and pMOS 
varactor design process is iterative, and is based on the guidelines presented in Chapters 3 
and 4. The 1.8 GHz VCO core is an extension of the 1.1 GHz VCO reference design 
discussed in Sections 5.1 – 5.4.  
The VCO was implemented as a cross coupled complementary LC tank oscillator. The 
reasons for choosing the cross coupled topology are summarized below:  
1. Offers higher transconductance for a given current, thereby results in lower power 
supply voltage and reduced transistor area. 
2.   Good rise and fall time symmetry. 
3. Good phase noise performance. 
Unlike its 1.1 GHz counterpart, the core of the 1.8 GHz VCO adopts a current reuse 
approach [34], thereby, operating without a current source. The presence of a current 
source in a VCO core entails fewer variations in the oscillation frequency due to supply 
voltage related variations. However, the presence of the current source also causes a 
reduction in the output voltage headroom, and additionally, a reduction in the tuning range 
due to the presence of large size active devices required to facilitate enough Gm to provide 
sustained oscillations.  
  An inductance of L = 3.2 nH and capacitance, C = 2.4 pF provides the desired 
oscillation frequency of 1.8 GHz. A single inductor of L = 3.2 nH was designed using 
ASITIC [28] while adhering to the guidelines discussed in Section 3.7.1. The inductor was 
implemented using the Metal3 and Metal2, the highest metal levels available in the 0.5 µm 
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process. Active devices were sized to compensate for the losses associated with the tank 
parallel resistance, Rp. The losses associated with the tank inductance (L = 3.2nH) and 
capacitance (C = 2.4 pF) can be represented by the parallel resistance, Rp = 150Ω (obtained 
from inductor and varactor) design simulations. Alternatively, Gtank = 1/Rp = 1/150 = 6.67 
mS. In order to enable sustained oscillations, it is imperative that the negative 
transconductance associated with the active devices (nMOS and pMOS transistor pairs) 
compensate for tank losses, hence the condition: 
                                                              Gm >= 6.67 mS.                               (5.5)                                    
To ensure the occurrence of oscillations, a start-up safety factor of 1.5 was chosen. 
The resulting value of - Gm is equal to 10.0 mS. It can be recalled from the discussion in 
Chapter 2 that, the negative transconductance of the parallel cross-coupled pair is given by 
the relation: 
                                                                          ⎟⎟⎠
⎞
⎜⎜⎝
⎛ +=
2
mpmn
m
GG
G                                                         (5.6)                                    
where Gmn and Gmp is the transconductance associated with the nMOS and pMOS 
transistors, respectively. In order to maintain the symmetry of the oscillator outputs Gmn 
should be equal to Gmp, and in the current design, Gmn = Gmp = 10.0mS.  
The MOS devices are sized, i.e., the W/L ratio of the nMOS (M1, M2) and pMOS (M3, M4) 
devices constituting the -Gm core are computed using the relations, 
                                                        ( )thGSoxnmn VVL
WCG −⋅⎟⎠
⎞⎜⎝
⎛⋅⋅= μ                                                  (5.7)                                    
                                                       ( )thGSoxpmp VVL
WCG −⋅⎟⎠
⎞⎜⎝
⎛⋅⋅= μ                                                  (5.8)                                    
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The gate length was restricted to the minimum dimension value of 0.6 µm as supported by 
the process. The resulting (W/L) values include: ( ) mmLW MM μμ 6.017821 =−  and 
( ) mmLW MM μμ 6.052443 =−  respectively. The output voltage swing in this case is 
completely determined by the supply voltage, VDD. The nMOS (M1, M2) and pMOS (M3, 
M4) differential pairs setup a positive feedback, and thereby yields the negative resistance 
required to facilitate oscillations. In order to extract the oscillator outputs (Vout1 and Vout2) 
for measurement purposes, a simple resistor loaded common source nMOS output buffer 
was incorporated to the VCO core. It should be remembered that these output buffer 
transistors contribute to the fixed portion of the tank capacitance, and should be included 
during the computation of the tank capacitance required to generate oscillations of the 
desired frequency (1.8 GHz in this design).The implementation schematic of the VCO is 
illustrated in Fig. 5.10. 
The oscillator design in this thesis was simulated using the OrCAD PSPICE 
simulator. All active devices were simulated using model parameters available from 
MOSIS for the AMI Semiconductor 0.5 micron C5 process for the January 2006 run. The 
MOSIS model parameters used in the design phase are included in Appendix F. The 
“single” inductor structure was simulated using the ∏ model generated from the S-
parameter data obtained from simulations in ASITIC. The .IC statement in SPICE was used 
to generate a small transient signal that enables oscillator startup. The simulated single 
ended oscillator output is shown in Fig. 5.11. The 1.8 GHz VCO core and the 
accompanying test structures in this chip were laid out using Tanner Inc.’s L-Edit layout 
editor and implemented in AMI 0.5 micron C5 process - a three-metal, two-poly n-well 
CMOS process. 
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Figure 5.10 : Complete circuit of the 1.8 GHz VCO core. Note: M5 and M6 form buffer 
transistors. R = 34Ω was designed in poly layer. 
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Figure 5.11: Oscillator single ended output. 
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The complete test chip comprises of the 1.8 GHz VCO core and a host of test 
structures. Outputs of the VCO core (Vout1, Vout2) can be extracted from either the external 
pin outs available on the package or the internal integrated bond pads. The DC inputs VDD, 
Vtune and GND are directly bondwired to the package. These bond pads allow the circuit to 
be microprobed using RF micro probes. The probe pads are laid out to have the bond pad 
pitch match the pitch of the micro probes. Final implementation layout of the VCO core is 
shown in Fig. 5.12. The test structures integrated include a single inductor (Fig. 5.13), a 
test varactor, a test LC tank, short circuit and open circuit bond pad structures (Fig. 5.14 (a) 
and (b)). The short circuit and open circuit bond pads structures have been included to 
characterize the effects of the parasitics related to the probe pads. The effects of these 
parasitics are subsequently de-embedded or subtracted from the overall measurements 
carried out on the DUT (device under test), which in this case could be the test inductor or 
the test varactor. A brief overview of the de-embedding technique is provided in Appendix 
G. For a comprehensive treatment of de-embedding and on-wafer measurements the reader 
is referred to the literature in [36]. The complete test chip layout is illustrated in Fig. 5.15.  
The VCO core of Fig. 5.12 has its outputs (Vout1 and Vout2) connected to external pin outs. 
Two integrated internal bond pads at these output nodes incorporated for microprobing in 
turn contribute additional parasitic capacitances that deteriorate the VCO performance. 
External bond pads part of the pad frame structure contribute additional parasitics that 
affect the VCO. It is therefore imperative to understand the parasitic contribution of these 
structures to better characterize the VCO performance. In order to accomplish this task, the 
complete test chip layout of Fig. 5.15 was modified to segregate only those inputs and 
output pins which are directly related to the VCO core and have an immediate consequence 
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on the VCO performance. The resulting modified structure is shown in Fig. 5.16. The 
modified complete chip layout was then extracted into PSpice using the extraction engine 
in L-Edit. The resulting Spice netlist file with the extracted parasitic capacitances 
associated with the integrated internal bond pads and the external bond pads is included in 
Appendix H for the reader’s reference. The simulated oscillator single ended output, Vout1 
is shown in Fig. H.1. 
The set up for carrying out measurements on the 1.8 GHz VCO chip resembles that 
of the 1.1 GHz VCO chip. In order to maintain good signal integrity and reduce the 
introduction of significant RF noise during the course of measurements a custom PCB with 
surface-mount connectors is highly preferable. A socketed component interface board was 
instead used to achieve the highest possible signal integrity while best utilizing the 
resources available. The DUT Interface Board is shown in Figure 5.6. A HP E3136A DC 
supply is used to provide the oscillator inputs:  VDD, Vtune. The supply is set to operate in a 
constant voltage (CV) mode and provides a fixed voltage of VDD = 2.5V.The tuning 
voltage, Vtune is varied from 0 to 3V. The Tektronix 11801A Digital Sampling Oscilloscope 
with SD-14 and SD-24 sampling heads was used for all experimental measurements for 
maximum bandwidth, source and cabling impedance matching (50 Ω). Of the two 
measured signals, VOut1 and VOut2, one was used as an external trigger input source of the 
oscilloscope. This set up ensured that sufficient trigger threshold voltage was available to 
carry out the desired measurements. An illustration of the measurement set up used with 
the 1.8 GHz VCO chip is shown in Fig. 5.17. The measure oscillation waveform is shown 
in Fig. 5.18. Micro photograph of the fabricated 1.8 GHz CMOS LC VCO chip is shown in 
Fig. 5.19. The oscillator was found to oscillate at a center frequency of 1.758 GHz. 
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Figure 5.12: 1.8 GHz VCO final layout. 
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Figure 5.13: Inductor test structure. 
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(a) 
 
 
 
(b) 
Figure 5.14: Open circuit and short circuit bond pad structures. More information on these 
structures is provided in Appendix G. 
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Figure 5.15: Complete test chip layout of the 1.8 GHz VCO (0.5 µm CMOS). 
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Figure 5.16 Modified test chip layout to extract parasitic capacitances related to internal 
and external bond pads. 
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Figure 5.17: Measurement setup for the 1.8 GHz VCO. 
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Figure 5.18: Oscillator output as observed on the Digital Sampling Oscilloscope. 
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Figure 5.19: Micro photograph of the 1.8 GHz CMOS VCO chip. 
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CHAPTER 6  
CONCLUSIONS AND FUTURE WORK 
 
The demand for reduced size and low cost mobile electronic devices has never been 
as pronounced as it is today. Single chip Si-based radio solutions are one of the most 
attractive and pervasive of the innovations emerging in the wireless application space. 
However the quality factor of the integrated passives still continues to be a performance 
limiting metric for all Si – based radio implementations. The quality factor of the integrated 
tank has a significant influence on the phase noise and power consumption of the VCO. 
The work in this thesis focused on reasonable phase noise and tuning performance at the 
oscillation frequency of 1.1 GHz by means of design optimization. Design optimization of 
the LC-tank was carried out from a high quality inductor’s perspective. Though the 
inductor’s quality factor continues to be the performance bottleneck, it will be justifiable 
and evidently beneficial to channel efforts that will culminate in improving the varactor 
tuning range in the presence of fixed parasitic capacitances. 
The absence of a simulation ancillary to simulate phase noise in PSpice is a 
formidable short coming in itself. The impact of device scaling on phase noise will be an 
interesting investigative task. The scaling down of the minimum dimension to 0.25µm or 
0.18 µm, and additionally, using multi-layer inductor structures (brought about by an 
increase in metallization levels) to design high quality inductors will ultimately result in 
high performance VCOs and PLLs. 
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APPENDIX A 
MATLAB PROGRAM TO COMPUTE INDUCTANCE 
VALUE 
% This program computes the inductance value for the given geomteric 
% parameters. 
%  
qw=menu('All results obtained are in Henries','OK'); 
compMode=menu('Select a method to compute Inductance','Direct Computation', 'Lee winding Pitch 
Modification', 'Wheeler Expression', 'Modified Wheeler Expression', 'Current Sheet Approximation', 'Data 
Fitted Monomial Approach'); 
geom=menu('Choose Inductor Geometry', 'Square', 'Hexagonal' ,'Octagonal','Circle'); 
% permeability values 
mum=menu('Permeability','Free Space', 'User Defined'); 
if mum==1 
    mu=4*pi*10^(-7); 
end 
 
if mum ==2 
    mu=input('Enter the value of permeability '); 
end 
%'Direct Computation Approach 
if compMode==1 
    qw=menu('Direct Computation Approach','OK'); 
    n=input('Number of turns'); 
    r=input('Radius of the spiral (in meters)'); 
    l=mu*n*n*r 
end 
%'Winding Pitch Modification to direct Computation method 
if compMode==2 
    qw=menu('Winding Pitch Modification to direct Computation method','OK'); 
    r=input('Radius of the spiral in meters'); 
    p=input('Winding pitch in turns/meter'); 
    le=input('Length of the spiral'); 
    n=(p*le/mu)^(1/3) 
    l=mu*n*n*r 
end 
%'Wheeler Formula 
if compMode==3 
    qw=menu('Wheeler Expression','OK'); 
    n=input('Number of turns'); 
    r=input('Radius of the spiral (in meters)'); 
    a=input('Spiral mean radius'); 
    l=(45*mu*n*n*a*a)/(22*r-14*a) 
end 
if compMode>3 
    dout=input('Outer diameter (in metres)'); 
    din=input('Inner diameter (in metres)'); 
    davg=0.5*(dout+din); 
    ro=(dout-din)/(dout+din); 
end 
%Modified Wheeler 
if compMode==4 
    qw=menu('Modified Wheeler Expression', 'OK'); 
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    if geom==1 
        k1=2.34; 
        k2=2.75; 
    end 
     
    if geom==2 
        k1=2.33; 
        k2=3.62; 
    end 
     
    if geom>2 
        k1=2.25; 
        k2=3.55; 
    end 
     
    l=k1*mu*n*n*davg/(1+k2*ro) 
end 
%Current Sheet Approximation From Stanford 
if compMode==5 
    qw=menu('Current Sheet Approximation Method','OK'); 
    if geom==1 
        c1=1.27; 
        c2=2.07; 
        c3=0.18; 
        c4=0.13; 
    end 
     
    if geom==2 
        c1=1.09; 
        c2=2.23; 
        c3=0.00; 
        c4=0.17; 
    end 
 
    if geom==3 
        c1=1.07; 
        c2=2.29; 
        c3=0.00; 
        c4=0.19; 
    end 
 
    if geom==4 
        c1=1.00; 
        c2=2.46; 
        c3=0.00; 
        c4=0.20; 
    end 
     
    l=mu*n*n*davg*c1*(log(c2/ro)+c3*ro +c4*ro*ro)/2 
end 
%'Data Fitting compModel of Mohan et al 
if compMode==6, 
    qw=menu('Data Fitting Monomial Expression','OK'); 
    n=input('Number of turns'); 
    s=input('Turn spacing'); 
    w=input('Width of each turn'); 
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    if geom==1 
        bet=1.62e-3; 
        al1=-1.21; 
        al2=-0.147; 
        al3=2.4; 
        al4=1.78; 
        al5=-0.030; 
    end 
 
    if geom==2, 
        bet=1.28e-3; 
        al1=-1.24; 
        al2=-0.174; 
        al3=2.43; 
        al4=1.77; 
        al5=-0.049; 
    end 
     
    if geom==3, 
        bet=1.33e-3; 
        al1=-1.21; 
        al2=-0.163; 
        al3=2.43; 
        al4=1.75; 
        al5=-0.049; 
    end 
     
    l=bet*(dout.^al1).*(w.^al2).*(davg.^al3).*(n.^al4).*(s.^al5) 
end 
%end 
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APPENDIX B 
         TECHNOLOGY FILE USED IN ASITIC 
<chip> 
        chipx = 512    ; dimensions of the chip in x direction in microns 
        chipy = 512    ; dimensions of the chip in y direction 
        fftx = 256     ; x-fft size (must be a power of 2) 
        ffty = 256     ; y-fft size 
        TechFile = sample.tek   ; the name of this file 
        TechPath = /home/grad2/csalim1 ; the pathname of the data files 
        freq = .1 
 
<layer> 0     ; Bulk Substrate, thickness of the wafer for 1.5um 
        rho = .01              ; Resistivity:  ohm-cm 
        t   = 660               ; Thickness:  microns 
        eps = 11.9            ; Permitivity:  relative 
 
;<layer> 1     ; Epi Layer  
;        rho = 15                ; ohm-cm 
;        t = 1                   ; microns 
;        eps = 11.9              ; relative 
 
<layer> 1     ; Oxide Layer 
        rho = 1e10              ; ohm-cm  
        t = 6                  ; microns 
        eps = 3.9                 ; relative 
 
<metal>  0    ; Substrate Contact Layer 
         layer = 1               ; Epi Layer  
         rsh = 30                ; Sheet Resistance Milli-Ohms/Square 
        t = 0.1                ; Metal Thickness (microns) 
        d = .5                 ; Distance from bottom of layer (microns) 
        name = msub     ; name used in ASITIC 
        color = yellow    ; color in ASITIC 
 
<via> 0       ; metal 1 to substrate 
        top = 1                 ; via connects up to this metal layer 
        bottom = 0              ; via connects down to this metal layer 
        r = 5                   ; resistance per via 
        width = .4              ; width of via 
        space = 1.3             ; minimum spacing between vias 
        overplot1 = .3          ; minimum dist to substrate metal  
        overplot2 = .3          ; minimum dist to metal 1 
        name = via0             ; name in ASITIC 
        color = purple          ; color in ASITIC 
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<metal> 1     ; metal layer 1   
        layer = 1 
        rsh = 50 
        t = 1 
        d = 1.62 
        name = m1 
        color = blue 
 
<via> 1       ; metal 1 to metal 2 
        top = 2 
        bottom = 1 
        r = 4 
        width = .5 
        space = 1.5 
        overplot1 = .4         ; to substrate metal  
        overplot2 = .4         ; to metal 1 
        name = via1 
        color = white 
 
<metal> 2     ; metal 2 
        layer = 1  
        rsh =   30 
        t   = 1.0 
        d = 2.74 
        name = m2 
        color = grey 
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APPENDIX C 
INDUCTOR GEOMETRIES EXPLORED 
Len W S N L R C1 C2 R1 R2 Q 
180 8 3 4.5 4.04 9.61 166.78 158.39 11.52 -7.6 2.86 
180 8.1 3 4.5 4.01 9.48 170.52 159.01 11.19 -7.74 2.87 
180 8.1 3 4.75 4.17 9.78 175.74 165.2 10.72 -6.96 2.89 
180 8.2 3 4.75 4.13 9.64 175.49 165.44 10.89 -7.14 2.9 
180 8.3 3 4.75 4.08 9.51 176.58 169.02 11.25 -7.25 2.91 
180 8.4 3 4.75 4.04 9.38 175.52 168.05 11.25 -7.35 2.92 
180 8.4 3 5 4.19 9.69 179.9 172.27 11.85 -7.82 2.93 
180 8.5 3 4.75 4 9.25 177.85 170.04 11.32 -7.43 2.94 
180 8.5 3 5 4.15 9.55 182.43 173.45 11.84 -7.94 2.94 
180 8.6 3 5 4.1 9.42 184.78 172.56 11.56 -8.02 2.95 
180 8.7 3 5 4.06 9.29 186.9 175.03 11.66 -8.06 2.96 
180 8.8 3 5 4.02 9.16 187.74 179.53 12.12 -8.17 2.97 
180 8.8 3 5.25 4.19 9.38 191.68 183.76 12.09 -8.01 3.02 
180 8.9 3 5.25 4.14 9.26 191.59 189.37 12.59 -7.99 3.03 
180 9 3 5.25 4.1 9.14 188.9 181.9 12.53 -8.56 3.03 
180 9 3 5.5 4.2 9.31 192.91 185.83 12.26 -8.21 3.05 
180 9.1 3 5.25 4.05 9.02 185.43 174.08 12.58 -9.28 3.04 
180 9.1 3 5.5 4.15 9.19 189.23 176.55 12.32 -9.07 3.06 
180 9.1 3 5.75 4.2 9.37 192.07 180.57 12.77 -9.35 3.03 
180 9.2 3 5.25 4.01 8.91 184.76 179.15 13.14 -9.24 3.05 
180 9.2 3 5.5 4.1 9.07 188.7 181.83 12.89 -9.06 3.06 
180 9.2 3 5.75 4.15 9.24 191.49 186.12 13.43 -9.39 3.04 
180 9.3 3 5.5 4.05 8.95 189.66 186.65 13.39 -9.12 3.07 
180 9.3 3 5.75 4.09 9.11 192.42 190.9 13.99 -9.5 3.04 
180 9.3 3 6 4.15 9.3 194.41 193.08 15.27 -10.6 3.02 
180 9.4 3 5.5 4 8.74 191.54 189.22 11.46 -7.12 3.1 
180 9.4 3 5.75 4.04 8.9 194.64 191.46 12.05 -7.73 3.07 
180 9.4 3 6 4.1 9.08 196.69 193.17 13.37 -9 3.05 
180 9.4 3 6.25 4.17 9.2 198.08 196.13 14.41 -9.84 3.06 
180 9.4 3 6.5 4.19 9.28 199.79 197.48 14.78 -10.2 3.05 
180 9.4 3 6.75 4.16 9.37 200.25 199.9 16.4 -11.6 3 
180 9.4 3 7 4.17 9.49 200.46 200.77 18.4 -13.4 2.97 
180 9.4 3 7.25 4.17 9.52 199.12 204.25 20.26 -14.4 2.96 
180 9.5 3 6 4.04 8.97 198.15 193.24 13.37 -9.16 3.05 
180 9.5 3 6.25 4.11 9.09 198.89 198.74 14.6 -9.85 3.06 
180 9.5 3 6.5 4.13 9.17 200.58 200.18 15.01 -10.3 3.05 
180 9.5 3 6.75 4.09 9.25 200.91 202.89 16.73 -11.6 2.99 
180 9.5 3 7 4.1 9.36 200.93 204.06 18.99 -13.6 2.96 
180 9.5 3 7.25 4.1 9.38 199.91 205.73 20.52 -14.6 2.95 
180 9.6 3 6.25 4.05 8.96 200 197.98 14.63 -10.2 3.06 
180 9.6 3 6.5 4.07 9.04 201.67 199.17 15.05 -10.6 3.04 
180 9.6 3 6.75 4.03 9.11 201.87 201.66 16.81 -12.1 2.99 
180 9.6 3 7 4.03 9.22 201.77 202.55 18.87 -13.9 2.96 
180 9.6 3 7.25 4.03 9.23 201.28 201.98 20.43 -15.4 2.95 
180 9.7 3 6.5 4.01 8.91 201.42 196.5 15.25 -11.2 3.04 
180 8 3.1 4.5 4.01 9.59 167.5 159 11.59 -7.69 2.84 
180 8 3.1 4.75 4.18 9.89 172.72 165.11 11.1 -6.94 2.86 
180 8.1 3.1 4.75 4.13 9.76 175.5 165.44 10.92 -7.14 2.87 
180 8.2 3.1 4.75 4.09 9.61 176.57 169.17 11.3 -7.25 2.89 
180 8.3 3.1 4.75 4.05 9.48 175.83 165.17 11.1 -7.47 2.9 
180 8.4 3.1 4.75 4.01 9.35 175.99 169.21 11.54 -7.55 2.91 
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180 8.4 3.1 5 4.16 9.66 180.49 172.5 12.09 -8.09 2.92 
180 8.5 3.1 5 4.11 9.52 184.49 172.54 11.64 -8.05 2.93 
180 8.6 3.1 5 4.07 9.39 183.74 172.16 11.85 -8.31 2.94 
180 8.7 3.1 5 4.03 9.26 187.84 178.21 12.02 -8.17 2.95 
180 8.7 3.1 5.25 4.2 9.48 191.78 183.23 12.04 -7.98 2.99 
180 8.8 3.1 5.25 4.15 9.35 191.31 188.63 12.61 -8.03 3 
180 8.9 3.1 5.25 4.1 9.23 188.92 181.88 12.57 -8.58 3.01 
180 9 3.1 5.25 4.06 9.12 185.45 174.07 12.61 -9.29 3.02 
180 9 3.1 5.5 4.16 9.29 189.25 176.53 12.35 -9.08 3.03 
180 9.1 3.1 5.25 4.01 9 184.62 177.12 13.04 -9.34 3.02 
180 9.1 3.1 5.5 4.11 9.16 188.52 180.16 12.81 -9.12 3.04 
180 9.1 3.1 5.75 4.16 9.33 191.3 185.06 13.38 -9.41 3.01 
180 9.2 3.1 5.5 4.06 9.04 189.73 186.43 13.43 -9.16 3.04 
180 9.2 3.1 5.75 4.1 9.2 192.49 190.7 14.02 -9.53 3.02 
180 9.2 3.1 6 4.16 9.39 194.46 193.04 15.3 -10.7 3 
180 9.3 3.1 5.5 4.01 8.91 191.77 189.03 13.58 -9.23 3.05 
180 9.3 3.1 5.75 4.05 9.07 194.5 193.2 14.21 -9.64 3.02 
180 9.3 3.1 6 4.11 9.26 196.46 195.38 15.52 -10.8 3 
180 9.3 3.1 6.25 4.18 9.38 198.36 196.89 16.44 -11.7 3.01 
180 9.3 3.1 6.75 4.17 9.55 200.58 200.39 18.38 -13.4 2.95 
180 9.3 3.1 7 4.18 9.66 200.8 201.47 20.35 -15.2 2.92 
180 9.3 3.1 7.25 4.19 9.7 199.48 204.95 22.26 -16.2 2.91 
180 9.4 3.1 6 4.05 9.05 196.18 190.91 13.57 -9.41 3.03 
180 9.4 3.1 6.25 4.12 9.17 196.91 196.39 14.8 -10.1 3.04 
180 9.4 3.1 6.5 4.14 9.24 198.66 197.99 15.19 -10.5 3.03 
180 9.4 3.1 6.75 4.1 9.32 199 200.8 16.91 -11.8 2.98 
180 9.4 3.1 7 4.11 9.44 198.93 201.75 19.18 -13.8 2.94 
180 9.4 3.1 7.25 4.11 9.46 197.99 203.31 20.74 -14.9 2.94 
180 9.5 3.1 6.25 4.06 9.05 200.48 198.75 14.67 -10.1 3.03 
180 9.5 3.1 6.5 4.08 9.12 202.15 199.9 15.09 -10.6 3.02 
180 9.5 3.1 6.75 4.04 9.2 202.37 202.36 16.83 -12 2.97 
180 9.5 3.1 7 4.04 9.3 202.27 203.29 18.86 -13.8 2.94 
180 9.5 3.1 7.25 4.04 9.32 201.78 202.73 20.42 -15.3 2.93 
180 9.6 3.1 6.25 4 8.92 199.99 195.36 14.92 -10.8 3.03 
180 9.6 3.1 6.5 4.02 8.99 201.46 196.31 15.26 -11.2 3.02 
180 8 3.2 4.75 4.14 9.87 172.48 165.34 11.31 -7.12 2.85 
180 8.1 3.2 4.75 4.1 9.73 175.26 165.67 11.13 -7.33 2.86 
180 8.2 3.2 4.75 4.06 9.59 175.88 165.09 11.13 -7.48 2.87 
180 8.3 3.2 4.75 4.02 9.46 176 169.21 11.57 -7.56 2.88 
180 8.3 3.2 5 4.17 9.77 180.51 172.49 12.13 -8.1 2.89 
180 8.4 3.2 5 4.12 9.63 182.06 172.03 11.98 -8.19 2.9 
180 8.5 3.2 5 4.08 9.5 184.5 172.84 11.84 -8.25 2.91 
180 8.6 3.2 5 4.04 9.36 186.74 175.57 11.93 -8.25 2.92 
180 8.7 3.2 5.25 4.16 9.45 191.61 189.71 12.7 -7.99 2.98 
180 8.8 3.2 5.25 4.11 9.33 189.86 187.35 12.94 -8.39 2.98 
180 8.9 3.2 5.25 4.07 9.21 185.47 174.05 12.65 -9.31 2.99 
180 8.9 3.2 5.5 4.17 9.38 189.28 176.51 12.38 -9.09 3.01 
180 9 3.2 5.25 4.02 9.09 185.1 174.42 12.91 -9.55 3 
180 9 3.2 5.5 4.12 9.25 188.84 176.94 12.67 -9.35 3.02 
180 9 3.2 5.75 4.17 9.43 191.62 181.02 13.17 -9.66 2.99 
180 9.1 3.2 5.5 4.07 9.13 188.63 183.94 13.37 -9.27 3.02 
180 9.1 3.2 5.75 4.11 9.3 191.36 188.24 13.97 -9.64 2.99 
180 9.1 3.2 6 4.17 9.49 193.36 190.38 15.24 -10.8 2.97 
180 9.2 3.2 5.5 4.02 9 190.4 187.88 13.72 -9.35 3.02 
180 9.2 3.2 5.75 4.06 9.17 193.11 192.06 14.36 -9.76 3 
180 9.2 3.2 6 4.12 9.35 195.1 194.39 15.67 -10.9 2.98 
180 9.2 3.2 6.25 4.19 9.47 196.99 195.9 16.59 -11.8 2.99 
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180 9.2 3.2 6.75 4.18 9.64 199.21 199.25 18.55 -13.6 2.93 
180 9.2 3.2 7 4.19 9.76 199.46 200.42 20.49 -15.2 2.9 
180 9.2 3.2 7.25 4.2 9.79 198.67 202.22 22.32 -16.5 2.9 
180 9.3 3.2 5.75 4.01 9.04 194.37 190.05 14.39 -10.2 3 
180 9.3 3.2 6 4.06 9.22 196.32 192.05 15.71 -11.4 2.98 
180 9.3 3.2 6.25 4.13 9.34 197.12 197.33 16.91 -12 2.99 
180 9.3 3.2 6.5 4.15 9.42 198.9 198.63 17.24 -12.4 2.98 
180 9.3 3.2 6.75 4.12 9.5 199.27 201.39 18.99 -13.7 2.93 
180 9.3 3.2 7 4.12 9.61 199.18 202.65 21.25 -15.6 2.9 
180 9.3 3.2 7.25 4.12 9.64 198.24 204.35 22.88 -16.7 2.89 
180 9.4 3.2 6 4.01 9.01 196.89 195.13 13.91 -9.38 3.01 
180 9.4 3.2 6.25 4.07 9.12 198.11 198.3 15.08 -10.3 3.02 
180 9.4 3.2 6.5 4.09 9.2 199.75 199.28 15.47 -10.7 3.01 
180 9.4 3.2 6.75 4.05 9.28 199.98 201.72 17.25 -12.2 2.95 
180 9.4 3.2 7 4.06 9.38 200.02 202.69 19.29 -13.9 2.92 
180 9.4 3.2 7.25 4.06 9.39 199.49 202.16 20.77 -15.3 2.92 
180 9.5 3.2 6.25 4.01 9 200.05 195.3 14.94 -10.8 3.01 
180 9.5 3.2 6.5 4.03 9.08 201.51 196.27 15.39 -11.3 3 
180 8 3.3 4.75 4.11 9.85 172.24 165.58 11.53 -7.31 2.83 
180 8.1 3.3 4.75 4.07 9.7 175.88 164.99 11.17 -7.49 2.84 
180 8.2 3.3 4.75 4.03 9.57 176.01 169.2 11.6 -7.56 2.86 
180 8.2 3.3 5 4.18 9.88 180.58 172.32 12.17 -8.13 2.86 
180 8.3 3.3 5 4.13 9.74 180.13 171.08 12.23 -8.34 2.87 
180 8.4 3.3 5 4.09 9.6 184.34 172.84 11.91 -8.26 2.88 
180 8.5 3.3 5 4.04 9.47 186.62 175.31 11.98 -8.29 2.89 
180 8.6 3.3 5 4 9.34 187.46 183.81 12.69 -8.23 2.9 
180 8.6 3.3 5.25 4.17 9.56 191.47 188.86 12.69 -8.03 2.95 
180 8.7 3.3 5.25 4.12 9.43 188.96 181.84 12.64 -8.59 2.96 
180 8.8 3.3 5.25 4.08 9.31 185.5 174.03 12.68 -9.32 2.97 
180 8.8 3.3 5.5 4.18 9.48 189.31 176.48 12.41 -9.09 2.98 
180 8.9 3.3 5.25 4.03 9.18 185.12 174.4 12.95 -9.56 2.98 
180 8.9 3.3 5.5 4.13 9.35 188.87 176.91 12.7 -9.36 2.99 
180 8.9 3.3 5.75 4.18 9.52 191.66 180.99 13.19 -9.67 2.97 
180 9 3.3 5.5 4.08 9.22 188.6 183.66 13.38 -9.29 3 
180 9 3.3 5.75 4.12 9.39 191.33 188.17 13.99 -9.64 2.97 
180 9 3.3 6 4.18 9.59 193.34 190.42 15.27 -10.8 2.95 
180 9.1 3.3 5.5 4.03 9.1 189.45 186.74 13.78 -9.42 3 
180 9.1 3.3 5.75 4.07 9.26 192.15 190.94 14.42 -9.83 2.97 
180 9.1 3.3 6 4.13 9.45 194.1 193.11 15.75 -11 2.95 
180 9.1 3.3 6.25 4.2 9.57 196 194.62 16.67 -11.9 2.97 
180 9.1 3.3 6.75 4.19 9.74 198.24 198.1 18.61 -13.6 2.91 
180 9.2 3.3 5.75 4.02 9.13 194.41 190.02 14.42 -10.2 2.98 
180 9.2 3.3 6 4.07 9.31 196.37 192.01 15.74 -11.4 2.96 
180 9.2 3.3 6.25 4.14 9.43 197.18 197.28 16.94 -12 2.97 
180 9.2 3.3 6.5 4.16 9.51 198.97 198.57 17.26 -12.4 2.96 
180 9.2 3.3 6.75 4.13 9.59 199.35 201.32 19 -13.7 2.91 
180 9.2 3.3 7 4.13 9.71 199.34 202.25 21.2 -15.6 2.88 
180 9.2 3.3 7.25 4.14 9.73 198.4 203.94 22.88 -16.7 2.87 
180 9.3 3.3 6 4.02 9.19 195.26 193.66 16.16 -11.6 2.96 
180 9.3 3.3 6.25 4.08 9.3 196.45 197.03 17.32 -12.4 2.97 
180 9.3 3.3 6.5 4.1 9.38 198.15 198.18 17.66 -12.8 2.96 
180 9.3 3.3 6.75 4.06 9.45 198.4 200.67 19.48 -14.2 2.9 
180 9.3 3.3 7 4.07 9.56 198.41 201.49 21.58 -16 2.88 
180 9.3 3.3 7.25 4.07 9.57 197.88 200.93 23.04 -17.4 2.87 
180 9.4 3.3 6.25 4.02 9.08 200.07 195.28 15.02 -10.9 3 
180 9.4 3.3 6.5 4.04 9.15 201.56 196.23 15.44 -11.3 2.99 
180 9.4 3.3 7 4 9.33 201.75 199.25 19.15 -14.6 2.9 
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180 8 3.4 4.75 4.08 9.82 172.86 164.9 11.57 -7.47 2.82 
180 8.1 3.4 4.75 4.04 9.68 176.02 169.19 11.63 -7.56 2.83 
180 8.1 3.4 5 4.19 10 180.59 172.31 12.2 -8.13 2.84 
180 8.2 3.4 5 4.14 9.86 180.15 171.07 12.27 -8.35 2.85 
180 8.3 3.4 5 4.1 9.72 182.31 171.88 12.16 -8.42 2.86 
180 8.4 3.4 5 4.05 9.58 185.29 174.41 12.11 -8.39 2.87 
180 8.5 3.4 5 4.01 9.44 187.59 184.03 12.75 -8.23 2.88 
180 8.5 3.4 5.25 4.18 9.66 192.03 186.82 12.61 -8.17 2.93 
180 8.6 3.4 5.25 4.13 9.53 189.23 185.32 12.93 -8.49 2.93 
180 8.7 3.4 5.25 4.09 9.41 185.56 173.86 12.72 -9.35 2.94 
180 8.7 3.4 5.5 4.19 9.58 189.37 176.3 12.45 -9.13 2.96 
180 8.8 3.4 5.25 4.04 9.28 185.14 174.38 12.98 -9.57 2.95 
180 8.8 3.4 5.5 4.14 9.45 188.9 176.89 12.73 -9.36 2.97 
180 8.8 3.4 5.75 4.19 9.62 191.69 180.96 13.22 -9.68 2.94 
180 8.9 3.4 5.5 4.09 9.32 188.63 183.63 13.42 -9.3 2.97 
180 8.9 3.4 5.75 4.13 9.49 191.36 188.14 14.02 -9.65 2.95 
180 8.9 3.4 6 4.19 9.69 193.38 190.4 15.3 -10.8 2.93 
180 9 3.4 5.5 4.04 9.19 189.39 186.58 13.81 -9.44 2.98 
180 9 3.4 5.75 4.08 9.35 192.47 188.82 14.35 -10 2.95 
180 9 3.4 6 4.14 9.54 194.53 190.5 15.62 -11.2 2.93 
180 9.1 3.4 5.75 4.03 9.22 194.45 189.98 14.45 -10.2 2.96 
180 9.1 3.4 6 4.08 9.41 196.42 191.96 15.76 -11.4 2.94 
180 9.1 3.4 6.25 4.15 9.53 197.24 197.22 16.96 -12 2.94 
180 9.1 3.4 6.5 4.17 9.61 199.04 198.51 17.27 -12.4 2.94 
180 9.1 3.4 6.75 4.14 9.69 199.43 201.25 19 -13.7 2.89 
180 9.1 3.4 7 4.15 9.8 199.46 202.14 21.15 -15.5 2.86 
180 9.1 3.4 7.25 4.15 9.83 198.53 203.81 22.87 -16.7 2.85 
180 9.2 3.4 6 4.03 9.28 195.37 193.4 16.19 -11.6 2.94 
180 9.2 3.4 6.25 4.09 9.39 196.55 196.82 17.34 -12.4 2.94 
180 9.2 3.4 6.5 4.11 9.47 198.22 198.12 17.67 -12.8 2.94 
180 9.2 3.4 6.75 4.07 9.55 198.48 200.59 19.48 -14.2 2.88 
180 9.2 3.4 7 4.08 9.66 198.49 201.41 21.6 -16 2.86 
180 9.2 3.4 7.25 4.08 9.66 197.98 200.84 23.05 -17.4 2.85 
180 9.3 3.4 6.25 4.03 9.26 198.44 194.14 17.23 -13 2.95 
180 9.3 3.4 6.5 4.05 9.33 199.97 195.19 17.59 -13.4 2.94 
180 9.3 3.4 6.75 4.01 9.4 200.12 197.36 19.42 -15 2.88 
180 9.3 3.4 7 4.01 9.5 200.14 198.1 21.36 -16.7 2.86 
180 8 3.5 4.75 4.05 9.79 172.66 166.16 11.85 -7.61 2.8 
180 8 3.5 5 4.19 10.12 177.15 170.28 12.46 -8.13 2.81 
180 8.1 3.5 4.75 4.01 9.65 175.75 167.49 11.7 -7.79 2.81 
180 8.1 3.5 5 4.15 9.97 180.16 171.06 12.3 -8.35 2.82 
180 8.2 3.5 5 4.11 9.83 179.86 171.36 12.52 -8.57 2.83 
180 8.3 3.5 5 4.06 9.69 184.23 173.12 12.17 -8.48 2.84 
180 8.4 3.5 5 4.02 9.55 187.23 181.96 12.63 -8.27 2.85 
180 8.4 3.5 5.25 4.19 9.77 191.65 185.5 12.56 -8.19 2.9 
180 8.5 3.5 5.25 4.14 9.64 189.01 181.81 12.71 -8.61 2.91 
180 8.6 3.5 5.25 4.1 9.51 185.58 173.84 12.75 -9.36 2.92 
180 8.6 3.5 5.5 4.2 9.69 189.4 176.27 12.48 -9.13 2.93 
180 8.7 3.5 5.25 4.05 9.38 185.17 174.36 13.01 -9.58 2.93 
180 8.7 3.5 5.5 4.15 9.55 188.93 176.87 12.76 -9.37 2.94 
180 8.7 3.5 5.75 4.2 9.73 191.72 180.92 13.25 -9.68 2.92 
180 8.8 3.5 5.25 4 9.25 184.65 179.01 13.57 -9.58 2.93 
180 8.8 3.5 5.5 4.1 9.42 188.45 182 13.33 -9.36 2.95 
180 8.8 3.5 5.75 4.14 9.59 191.19 187.1 13.96 -9.67 2.92 
180 8.9 3.5 5.5 4.05 9.28 189.46 186.36 13.85 -9.48 2.95 
180 8.9 3.5 5.75 4.09 9.45 192.54 188.65 14.38 -10 2.93 
180 8.9 3.5 6 4.15 9.64 194.57 190.46 15.65 -11.3 2.91 
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180 9 3.5 5.5 4 9.15 190.33 184.06 13.88 -9.89 2.96 
180 9 3.5 5.75 4.04 9.32 192.98 187.71 14.51 -10.4 2.93 
180 9 3.5 6 4.09 9.5 194.97 189.67 15.81 -11.6 2.91 
180 9 3.5 6.25 4.16 9.62 196.29 192.74 16.89 -12.4 2.92 
180 9 3.5 6.5 4.18 9.7 197.92 193.95 17.23 -12.8 2.91 
180 9 3.5 6.75 4.15 9.79 198.33 196.41 18.91 -14.2 2.87 
180 9 3.5 7 4.16 9.9 198.49 197.54 20.98 -16 2.84 
180 9 3.5 7.25 4.16 9.93 197.07 201.24 22.89 -16.9 2.83 
180 9.1 3.5 6 4.04 9.37 195.42 193.36 16.21 -11.6 2.91 
180 9.1 3.5 6.25 4.1 9.49 196.61 196.76 17.36 -12.4 2.92 
180 9.1 3.5 6.5 4.12 9.56 198.31 197.82 17.68 -12.8 2.91 
180 9.1 3.5 6.75 4.08 9.64 198.58 200.35 19.49 -14.2 2.86 
180 9.1 3.5 7 4.09 9.75 198.56 201.34 21.62 -16 2.84 
180 9.1 3.5 7.25 4.09 9.76 198.08 200.75 23.1 -17.4 2.83 
180 9.2 3.5 6.25 4.04 9.35 195.77 192.71 17.56 -13.1 2.92 
180 9.2 3.5 6.5 4.06 9.42 197.27 193.44 17.93 -13.6 2.92 
180 9.2 3.5 6.75 4.02 9.5 197.43 195.59 19.79 -15.1 2.86 
180 9.2 3.5 7 4.03 9.6 197.47 196.64 21.71 -16.8 2.84 
180 9.3 3.5 6.5 4 9.28 200.77 198.88 17.9 -13.3 2.92 
180 8 3.6 4.75 4.01 9.77 172.72 167.4 12.12 -7.77 2.79 
180 8 3.6 5 4.16 10.09 177.22 171.38 12.76 -8.32 2.79 
180 8.1 3.6 5 4.12 9.94 179.87 171.35 12.56 -8.57 2.81 
180 8.2 3.6 5 4.07 9.8 181.5 172.6 12.57 -8.64 2.82 
180 8.3 3.6 5 4.03 9.65 187.15 177.11 12.34 -8.45 2.83 
180 8.3 3.6 5.25 4.2 9.88 191.06 182.12 12.4 -8.29 2.87 
180 8.4 3.6 5.25 4.15 9.75 189.03 181.79 12.75 -8.61 2.88 
180 8.5 3.6 5.25 4.11 9.61 185.61 173.82 12.78 -9.36 2.89 
180 8.6 3.6 5.25 4.06 9.48 185.19 174.34 13.05 -9.59 2.9 
180 8.6 3.6 5.5 4.16 9.65 188.95 176.84 12.79 -9.38 2.92 
180 8.7 3.6 5.25 4.01 9.35 184.32 177.66 13.5 -9.61 2.91 
180 8.7 3.6 5.5 4.11 9.52 188.19 180.78 13.28 -9.4 2.92 
180 8.7 3.6 5.75 4.15 9.69 190.94 185.81 13.9 -9.71 2.9 
180 8.8 3.6 5.5 4.06 9.38 188.97 184.72 13.78 -9.54 2.93 
180 8.8 3.6 5.75 4.1 9.55 191.66 189.04 14.41 -9.93 2.9 
180 8.8 3.6 6 4.16 9.75 193.64 191.12 15.73 -11.1 2.89 
180 8.9 3.6 5.5 4.01 9.25 189.36 183.06 13.95 -9.96 2.94 
180 8.9 3.6 5.75 4.05 9.42 192 186.73 14.57 -10.4 2.91 
180 8.9 3.6 6 4.1 9.6 193.96 188.49 15.89 -11.7 2.89 
180 8.9 3.6 6.25 4.17 9.73 195.28 191.54 16.97 -12.5 2.9 
180 8.9 3.6 6.5 4.2 9.81 196.94 192.96 17.3 -12.9 2.89 
180 8.9 3.6 6.75 4.16 9.89 197.36 195.42 18.99 -14.3 2.84 
180 8.9 3.6 7 4.17 10 197.52 196.31 21.02 -16.1 2.82 
180 8.9 3.6 7.25 4.17 10.04 196.12 199.99 22.96 -17 2.81 
180 9 3.6 6 4.05 9.47 195.15 192.13 16.17 -11.7 2.89 
180 9 3.6 6.25 4.11 9.58 196.34 195.92 17.34 -12.4 2.9 
180 9 3.6 6.5 4.13 9.66 198.09 196.83 17.65 -12.9 2.89 
180 9 3.6 6.75 4.1 9.74 198.4 199.27 19.43 -14.3 2.84 
180 9 3.6 7 4.1 9.85 198.35 200.46 21.6 -16.1 2.81 
180 9 3.6 7.25 4.1 9.86 197.9 199.82 23.1 -17.5 2.81 
180 9.1 3.6 6.25 4.05 9.45 195.67 191.65 17.51 -13.2 2.9 
180 9.1 3.6 6.5 4.07 9.52 197.16 192.6 17.87 -13.6 2.89 
180 9.1 3.6 6.75 4.03 9.59 197.34 194.72 19.71 -15.2 2.84 
180 9.1 3.6 7 4.04 9.69 197.39 195.56 21.62 -16.9 2.82 
180 9.2 3.6 6.5 4.01 9.37 198.74 196.06 18.2 -13.7 2.9 
180 8 3.7 5 4.13 10.06 176.88 171.83 13.03 -8.52 2.78 
180 8.1 3.7 5 4.08 9.92 179.58 171.64 12.82 -8.79 2.79 
180 8.2 3.7 5 4.04 9.77 185.02 174.68 12.44 -8.62 2.8 
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180 8.3 3.7 5.25 4.16 9.86 189.05 181.77 12.78 -8.62 2.86 
180 8.4 3.7 5.25 4.11 9.72 185.63 173.8 12.82 -9.37 2.87 
180 8.5 3.7 5.25 4.07 9.59 185.26 174.17 13.08 -9.62 2.88 
180 8.5 3.7 5.5 4.17 9.76 188.98 176.82 12.83 -9.38 2.89 
180 8.6 3.7 5.25 4.02 9.45 184.39 177.38 13.52 -9.64 2.88 
180 8.6 3.7 5.5 4.12 9.62 188.25 180.45 13.29 -9.42 2.9 
180 8.6 3.7 5.75 4.16 9.8 191 185.38 13.9 -9.74 2.87 
180 8.7 3.7 5.5 4.07 9.49 188.36 184.08 13.83 -9.58 2.91 
180 8.7 3.7 5.75 4.11 9.65 191.42 186.41 14.36 -10.1 2.88 
180 8.7 3.7 6 4.17 9.85 193.5 188.08 15.64 -11.4 2.86 
180 8.8 3.7 5.5 4.02 9.35 189.47 184.32 14.08 -9.92 2.91 
180 8.8 3.7 5.75 4.06 9.51 192.12 187.95 14.71 -10.4 2.89 
180 8.8 3.7 6 4.11 9.71 194.09 189.92 16.05 -11.6 2.87 
180 8.8 3.7 6.25 4.18 9.83 195.43 192.96 17.11 -12.4 2.88 
180 8.8 3.7 6.75 4.17 9.99 197.56 196.57 19.12 -14.2 2.82 
180 8.8 3.7 7 4.18 10.11 197.73 197.67 21.13 -15.9 2.8 
180 8.8 3.7 7.25 4.19 10.14 196.35 201.35 23.1 -16.9 2.79 
180 8.9 3.7 5.75 4 9.38 193.79 187.28 14.66 -10.6 2.89 
180 8.9 3.7 6 4.06 9.56 195.67 189.35 16.02 -11.9 2.87 
180 8.9 3.7 6.25 4.12 9.68 196.36 194.88 17.29 -12.5 2.88 
180 8.9 3.7 6.5 4.14 9.76 198.09 196.12 17.61 -12.9 2.87 
180 8.9 3.7 6.75 4.11 9.84 198.4 198.72 19.39 -14.3 2.82 
180 8.9 3.7 7 4.11 9.95 198.4 199.54 21.56 -16.2 2.79 
180 8.9 3.7 7.25 4.11 9.96 197.97 198.87 23.06 -17.7 2.79 
180 9 3.7 6 4 9.43 194.04 190.89 16.47 -12 2.87 
180 9 3.7 6.25 4.06 9.54 195.71 191.88 17.55 -13.2 2.88 
180 9 3.7 6.5 4.08 9.61 197.23 192.73 17.9 -13.6 2.87 
180 9 3.7 6.75 4.04 9.69 197.43 194.84 19.72 -15.2 2.82 
180 9 3.7 7 4.05 9.79 197.48 195.78 21.67 -16.9 2.8 
180 9.1 3.7 6.25 4.01 9.4 195.46 194.22 18.23 -13.5 2.88 
180 9.1 3.7 6.5 4.02 9.47 196.89 195.21 18.63 -14 2.87 
180 8 3.8 5 4.09 10.03 176.59 172.12 13.3 -8.74 2.76 
180 8.1 3.8 5 4.05 9.89 179.29 171.93 13.09 -9.02 2.77 
180 8.2 3.8 5 4 9.74 185.75 175.23 12.63 -8.87 2.79 
180 8.2 3.8 5.25 4.17 9.97 189.08 181.75 12.82 -8.62 2.83 
180 8.3 3.8 5.25 4.12 9.83 185.65 173.78 12.85 -9.37 2.84 
180 8.4 3.8 5.25 4.08 9.69 185.28 174.15 13.11 -9.62 2.85 
180 8.4 3.8 5.5 4.18 9.87 189.05 176.63 12.86 -9.41 2.87 
180 8.5 3.8 5.25 4.03 9.56 184.86 174.67 13.39 -9.85 2.86 
180 8.5 3.8 5.5 4.13 9.73 188.57 177.22 13.15 -9.65 2.87 
180 8.5 3.8 5.75 4.17 9.91 190.94 183.78 13.82 -9.81 2.85 
180 8.6 3.8 5.5 4.08 9.59 188.39 184.05 13.86 -9.59 2.88 
180 8.6 3.8 5.75 4.12 9.76 191.46 186.38 14.39 -10.1 2.86 
180 8.6 3.8 6 4.18 9.96 193.54 188.04 15.67 -11.4 2.84 
180 8.7 3.8 5.5 4.03 9.45 189.46 182.84 14.01 -10 2.89 
180 8.7 3.8 5.75 4.07 9.62 192.11 186.52 14.63 -10.5 2.86 
180 8.7 3.8 6 4.12 9.81 194.06 188.4 15.95 -11.7 2.84 
180 8.7 3.8 6.25 4.19 9.93 195.4 191.43 17.02 -12.5 2.85 
180 8.7 3.8 6.75 4.18 10.1 197.52 195.27 19 -14.2 2.8 
180 8.7 3.8 7 4.19 10.21 197.72 196.12 20.95 -16 2.77 
180 8.7 3.8 7.25 4.2 10.25 196.36 199.76 22.93 -17 2.77 
180 8.8 3.8 5.75 4.01 9.48 192.83 186.22 14.72 -10.7 2.87 
180 8.8 3.8 6 4.07 9.67 194.69 188.16 16.09 -12 2.85 
180 8.8 3.8 6.25 4.13 9.79 195.37 193.74 17.38 -12.6 2.86 
180 8.8 3.8 6.5 4.16 9.86 197.14 195.26 17.69 -13 2.85 
180 8.8 3.8 6.75 4.12 9.94 197.62 197.2 19.44 -14.4 2.8 
180 8.8 3.8 7 4.12 10.06 197.61 197.94 21.63 -16.4 2.77 
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180 8.8 3.8 7.25 4.13 10.07 197.01 197.89 23.19 -17.8 2.77 
180 8.9 3.8 6 4.01 9.53 194.14 190.72 16.5 -12.1 2.85 
180 8.9 3.8 6.25 4.07 9.64 195.81 191.89 17.58 -13.2 2.86 
180 8.9 3.8 6.5 4.09 9.71 197.29 192.95 17.93 -13.6 2.85 
180 8.9 3.8 6.75 4.05 9.79 197.5 195.08 19.75 -15.1 2.8 
180 8.9 3.8 7 4.06 9.89 197.59 195.88 21.7 -16.9 2.78 
180 9 3.8 6.25 4.02 9.5 195.47 193.09 18.17 -13.6 2.86 
180 9 3.8 6.5 4.03 9.57 196.88 194.32 18.57 -14 2.85 
180 8 3.9 5 4.06 10.01 176.29 172.41 13.58 -8.97 2.75 
180 8.1 3.9 5 4.01 9.86 185.76 175.21 12.66 -8.87 2.76 
180 8.1 3.9 5.25 4.18 10.09 189.1 181.73 12.85 -8.62 2.8 
180 8.2 3.9 5.25 4.13 9.95 185.68 173.76 12.88 -9.38 2.81 
180 8.3 3.9 5.25 4.09 9.8 185.3 174.13 13.15 -9.63 2.82 
180 8.3 3.9 5.5 4.19 9.98 189.07 176.61 12.89 -9.41 2.84 
180 8.4 3.9 5.25 4.04 9.66 184.89 174.65 13.42 -9.86 2.83 
180 8.4 3.9 5.5 4.14 9.84 188.6 177.2 13.18 -9.66 2.85 
180 8.4 3.9 5.75 4.18 10.02 191.35 181.3 13.71 -10 2.83 
180 8.5 3.9 5.5 4.09 9.69 188.37 183.78 13.88 -9.6 2.86 
180 8.5 3.9 5.75 4.13 9.87 191.45 186.15 14.4 -10.2 2.83 
180 8.5 3.9 6 4.19 10.07 193.54 187.83 15.69 -11.4 2.81 
180 8.6 3.9 5.5 4.04 9.55 189.48 183.96 14.14 -9.96 2.86 
180 8.6 3.9 5.75 4.08 9.72 192.14 187.61 14.77 -10.4 2.84 
180 8.6 3.9 6 4.13 9.92 194.09 189.69 16.1 -11.7 2.82 
180 8.6 3.9 6.75 4.2 10.21 197.62 196.28 19.14 -14.2 2.78 
180 8.7 3.9 5.75 4.02 9.58 191.43 185.15 14.88 -10.8 2.84 
180 8.7 3.9 6 4.08 9.77 193.31 187.21 16.26 -12.1 2.82 
180 8.7 3.9 6.25 4.14 9.89 193.99 192.82 17.55 -12.7 2.83 
180 8.7 3.9 6.5 4.17 9.97 195.74 194.18 17.87 -13.1 2.83 
180 8.7 3.9 6.75 4.13 10.05 196.07 197 19.67 -14.4 2.78 
180 8.7 3.9 7 4.14 10.16 196.03 197.89 21.89 -16.3 2.75 
180 8.7 3.9 7.25 4.14 10.18 195.65 197.32 23.43 -17.9 2.75 
180 8.8 3.9 6 4.02 9.63 194.08 190.56 16.53 -12.1 2.83 
180 8.8 3.9 6.25 4.08 9.74 195.76 191.72 17.61 -13.2 2.84 
180 8.8 3.9 6.5 4.1 9.81 197.28 192.59 17.95 -13.6 2.83 
180 8.8 3.9 6.75 4.06 9.89 197.5 194.77 19.76 -15.2 2.78 
180 8.8 3.9 7 4.07 10 197.57 195.68 21.72 -16.9 2.75 
180 8.9 3.9 6.25 4.03 9.6 195.53 193.03 18.19 -13.6 2.84 
180 8.9 3.9 6.5 4.04 9.67 196.95 194.25 18.58 -14 2.83 
180 8.9 3.9 6.75 4 9.74 197.05 196.48 20.53 -15.6 2.78 
180 8.9 3.9 7 4.01 9.84 197.16 197.04 22.49 -17.3 2.75 
190 8.2 3 4.25 4.17 9.64 173.63 167.32 10.98 -6.79 2.93 
190 8.3 3 4.25 4.14 9.51 173.6 168.57 11.15 -6.88 2.95 
190 8.4 3 4.25 4.1 9.38 176.11 171.58 11.18 -6.81 2.97 
190 8.5 3 4.25 4.07 9.26 175.88 172.38 11.32 -6.92 2.98 
190 8.6 3 4.25 4.03 9.14 175.75 173.36 11.52 -7.06 2.99 
190 8.7 3 4.25 4 9.02 174.98 172.25 11.48 -7.12 3.01 
190 8.8 3 4.5 4.18 9.19 181.75 173.91 10.49 -6.46 3.08 
190 8.9 3 4.5 4.14 9.08 181.49 174.29 10.61 -6.58 3.09 
190 9 3 4.5 4.1 8.96 188.06 180.02 10.41 -6.43 3.1 
190 9.1 3 4.5 4.07 8.84 196.66 189.22 10.14 -6.15 3.11 
190 9.2 3 4.5 4.03 8.73 196.89 189.27 10.19 -6.26 3.13 
190 9.2 3 4.75 4.18 9 202.73 195.88 9.86 -5.74 3.14 
190 9.3 3 4.75 4.14 8.89 202.87 191.53 9.75 -5.98 3.15 
190 9.4 3 4.75 4.1 8.7 202.01 190.11 7.84 -4.05 3.19 
190 9.5 3 4.75 4.06 8.6 201.86 193.66 8.01 -4.07 3.2 
190 9.6 3 4.75 4.02 8.5 201.28 193.33 8.14 -4.24 3.21 
190 9.6 3 5 4.16 8.77 206.17 197.53 8.79 -4.83 3.21 
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190 9.7 3 5 4.12 8.66 208.34 199.92 8.87 -4.88 3.21 
190 9.8 3 5 4.08 8.55 208.7 197.71 8.9 -5.09 3.22 
190 9.9 3 5 4.04 8.45 208.16 202.36 9.22 -5.14 3.23 
190 9.9 3 5.25 4.2 8.65 212.26 207.63 9.42 -5.2 3.27 
190 10 3 5.25 4.15 8.55 212.18 206.66 9.51 -5.4 3.28 
190 8.1 3.1 4.25 4.18 9.75 173.68 167.13 11.01 -6.8 2.91 
190 8.2 3.1 4.25 4.15 9.62 173.61 168.57 11.19 -6.88 2.92 
190 8.3 3.1 4.25 4.11 9.49 176.06 171.66 11.23 -6.82 2.94 
190 8.4 3.1 4.25 4.08 9.36 175.46 168.84 11.15 -7.03 2.95 
190 8.5 3.1 4.25 4.04 9.24 175.75 173.36 11.55 -7.07 2.97 
190 8.6 3.1 4.25 4.01 9.12 174.98 172.25 11.51 -7.13 2.98 
190 8.7 3.1 4.5 4.19 9.29 181.75 173.91 10.52 -6.47 3.05 
190 8.8 3.1 4.5 4.15 9.17 181.49 174.28 10.65 -6.59 3.07 
190 8.9 3.1 4.5 4.11 9.06 181.28 174.5 10.78 -6.73 3.08 
190 9 3.1 4.5 4.08 8.93 192.45 188.88 10.56 -6.15 3.09 
190 9.1 3.1 4.5 4.04 8.82 196.88 189.12 10.23 -6.28 3.1 
190 9.1 3.1 4.75 4.19 9.09 202.72 195.69 9.89 -5.76 3.11 
190 9.2 3.1 4.5 4 8.71 197.09 185.89 10.16 -6.51 3.11 
190 9.2 3.1 4.75 4.15 8.98 202.88 191.52 9.78 -5.98 3.12 
190 9.3 3.1 4.75 4.11 8.87 202.06 187.09 9.64 -6.19 3.13 
190 9.4 3.1 4.75 4.07 8.68 201.36 191.79 8.06 -4.19 3.17 
190 9.5 3.1 4.75 4.03 8.58 201.29 193.33 8.18 -4.25 3.18 
190 9.5 3.1 5 4.17 8.86 206.19 197.52 8.84 -4.85 3.18 
190 9.6 3.1 5 4.13 8.75 205.88 197.42 8.98 -5.02 3.19 
190 9.7 3.1 5 4.09 8.64 208.39 195.39 8.82 -5.12 3.2 
190 9.8 3.1 5 4.04 8.53 208.17 201.72 9.24 -5.17 3.2 
190 9.9 3.1 5 4 8.43 206.13 198.7 9.35 -5.44 3.21 
190 9.9 3.1 5.25 4.16 8.63 210.12 203.94 9.59 -5.53 3.26 
190 10 3.1 5.25 4.12 8.52 212.75 205.49 9.57 -5.62 3.26 
190 8 3.2 4.25 4.19 9.87 173.68 167.13 11.04 -6.8 2.88 
190 8.1 3.2 4.25 4.15 9.73 173.61 168.57 11.22 -6.88 2.89 
190 8.2 3.2 4.25 4.12 9.6 174.45 170.36 11.35 -6.92 2.91 
190 8.3 3.2 4.25 4.08 9.47 175.46 168.84 11.18 -7.03 2.92 
190 8.4 3.2 4.25 4.05 9.34 175.72 173.42 11.59 -7.07 2.94 
190 8.5 3.2 4.25 4.02 9.22 174.99 172.25 11.55 -7.13 2.95 
190 8.6 3.2 4.5 4.2 9.39 181.76 173.91 10.56 -6.47 3.03 
190 8.7 3.2 4.5 4.16 9.27 181.55 174.22 10.69 -6.6 3.04 
190 8.8 3.2 4.5 4.12 9.15 181.28 174.5 10.82 -6.74 3.05 
190 8.9 3.2 4.5 4.08 9.03 186.47 187.63 11.2 -6.33 3.06 
190 9 3.2 4.5 4.05 8.91 192.55 188.99 10.69 -6.28 3.08 
190 9 3.2 4.75 4.2 9.19 198.38 195.49 10.35 -5.78 3.09 
190 9.1 3.2 4.5 4.01 8.8 197.1 185.89 10.2 -6.52 3.09 
190 9.1 3.2 4.75 4.16 9.07 202.89 191.52 9.81 -5.99 3.1 
190 9.2 3.2 4.75 4.12 8.96 202.09 187.18 9.68 -6.2 3.11 
190 9.3 3.2 4.75 4.08 8.85 201.69 193.09 10.11 -6.22 3.12 
190 9.4 3.2 4.75 4.04 8.65 201.24 193.38 8.31 -4.36 3.16 
190 9.4 3.2 5 4.18 8.94 206.15 197.56 8.97 -4.96 3.16 
190 9.5 3.2 4.75 4 8.56 201.05 193.28 8.34 -4.43 3.17 
190 9.5 3.2 5 4.14 8.83 205.9 197.41 9.02 -5.04 3.17 
190 9.6 3.2 5 4.09 8.72 208.4 195.37 8.87 -5.14 3.17 
190 9.7 3.2 5 4.05 8.61 208.18 201.71 9.28 -5.19 3.18 
190 9.8 3.2 5 4.01 8.51 207.82 202.69 9.48 -5.34 3.19 
190 9.8 3.2 5.25 4.17 8.71 211.92 207.86 9.69 -5.41 3.23 
190 9.9 3.2 5.25 4.12 8.6 210.37 205.03 9.81 -5.71 3.24 
190 10 3.2 5.25 4.08 8.5 212.39 206.12 9.81 -5.81 3.24 
190 10 3.2 5.5 4.17 8.65 216.45 208.6 9.77 -5.82 3.25 
190 8 3.3 4.25 4.16 9.85 173.61 168.57 11.25 -6.88 2.86 
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190 8.1 3.3 4.25 4.13 9.71 173.44 168.73 11.37 -7.01 2.88 
190 8.2 3.3 4.25 4.09 9.58 175.47 168.84 11.21 -7.03 2.9 
190 8.3 3.3 4.25 4.06 9.45 175.72 173.17 11.63 -7.09 2.91 
190 8.4 3.3 4.25 4.02 9.33 174.98 172.27 11.58 -7.13 2.93 
190 8.6 3.3 4.5 4.17 9.37 181.54 174.12 10.72 -6.62 3.01 
190 8.7 3.3 4.5 4.13 9.25 181.29 174.49 10.85 -6.74 3.03 
190 8.8 3.3 4.5 4.09 9.13 183.57 184.92 11.38 -6.51 3.04 
190 8.9 3.3 4.5 4.06 9 189.29 188.82 11.07 -6.34 3.05 
190 9 3.3 4.5 4.02 8.89 193.05 185.71 10.61 -6.51 3.06 
190 9 3.3 4.75 4.16 9.16 198.84 191.27 10.22 -6 3.07 
190 9.1 3.3 4.75 4.13 9.05 202.07 187.3 9.72 -6.2 3.08 
190 9.2 3.3 4.75 4.09 8.94 201.08 191.11 10.04 -6.26 3.09 
190 9.3 3.3 4.75 4.05 8.83 200.97 192.96 10.32 -6.43 3.1 
190 9.3 3.3 5 4.19 9.11 205.87 197.49 10.87 -6.89 3.1 
190 9.4 3.3 4.75 4.01 8.63 201.01 193.33 8.47 -4.54 3.14 
190 9.4 3.3 5 4.14 8.91 205.86 197.45 9.15 -5.15 3.14 
190 9.5 3.3 5 4.1 8.8 208.47 195.2 8.91 -5.17 3.15 
190 9.6 3.3 5 4.06 8.7 208.09 201.65 9.33 -5.21 3.16 
190 9.7 3.3 5 4.02 8.59 206.35 200.74 9.56 -5.47 3.16 
190 9.7 3.3 5.25 4.18 8.79 210.4 205.94 9.78 -5.54 3.21 
190 9.8 3.3 5.25 4.13 8.69 208.39 204 9.99 -5.83 3.22 
190 9.9 3.3 5.25 4.09 8.58 212.54 206.16 9.84 -5.82 3.22 
190 9.9 3.3 5.5 4.18 8.73 216.62 208.68 9.8 -5.83 3.23 
190 10 3.3 5.25 4.04 8.47 212.26 206.36 10.03 -6.02 3.23 
190 10 3.3 5.5 4.13 8.62 216.21 208.5 9.99 -6.05 3.23 
190 10 3.3 5.75 4.16 8.78 219.01 212.78 10.64 -6.56 3.2 
190 8 3.4 4.25 4.14 9.83 173.45 168.73 11.4 -7.01 2.85 
190 8.1 3.4 4.25 4.1 9.69 175.47 168.84 11.25 -7.03 2.87 
190 8.2 3.4 4.25 4.07 9.56 174.84 170.46 11.49 -7.14 2.88 
190 8.3 3.4 4.25 4.03 9.43 174.99 172.25 11.62 -7.13 2.9 
190 8.5 3.4 4.5 4.18 9.48 181.55 174.12 10.76 -6.62 2.98 
190 8.6 3.4 4.5 4.14 9.35 181.29 174.49 10.89 -6.74 3 
190 8.7 3.4 4.5 4.1 9.23 181.45 182.04 11.44 -6.66 3.01 
190 8.8 3.4 4.5 4.06 9.1 187.17 186.43 11.2 -6.49 3.02 
190 8.9 3.4 4.5 4.03 8.98 189.45 185.51 11.03 -6.58 3.04 
190 8.9 3.4 4.75 4.17 9.26 195.23 191.11 10.63 -6.08 3.05 
190 9 3.4 4.75 4.13 9.14 198.02 187.05 10.12 -6.2 3.06 
190 9.1 3.4 4.75 4.1 9.03 201.71 193.08 10.17 -6.23 3.07 
190 9.2 3.4 4.75 4.06 8.92 200.32 191.58 10.31 -6.48 3.08 
190 9.2 3.4 5 4.2 9.2 205.16 196.24 10.87 -6.93 3.08 
190 9.3 3.4 4.75 4.02 8.81 200.7 193.25 10.51 -6.6 3.09 
190 9.3 3.4 5 4.15 9.09 205.56 197.36 11.08 -7.1 3.09 
190 9.4 3.4 5 4.11 8.88 206.97 194.1 9.09 -5.36 3.13 
190 9.5 3.4 5 4.07 8.78 208.03 201.57 9.38 -5.24 3.13 
190 9.6 3.4 5 4.03 8.68 206.18 198.66 9.48 -5.5 3.14 
190 9.6 3.4 5.25 4.19 8.88 210.19 203.89 9.72 -5.59 3.19 
190 9.7 3.4 5.25 4.14 8.77 207.76 202.55 10 -5.89 3.19 
190 9.8 3.4 5.25 4.1 8.66 210.5 204.99 10.02 -5.94 3.2 
190 9.8 3.4 5.5 4.19 8.81 214.61 207.65 9.96 -5.92 3.21 
190 9.9 3.4 5.25 4.05 8.55 212.4 206.4 10.07 -6.03 3.2 
190 9.9 3.4 5.5 4.14 8.7 216.38 208.57 10.02 -6.06 3.21 
190 9.9 3.4 5.75 4.17 8.86 219.19 212.84 10.66 -6.57 3.18 
190 10 3.4 5.25 4.01 8.45 211.93 206.62 10.28 -6.23 3.21 
190 10 3.4 5.5 4.09 8.59 215.76 208.92 10.25 -6.26 3.22 
190 10 3.4 5.75 4.12 8.75 218.49 213.13 10.94 -6.81 3.18 
190 10 3.4 6 4.17 8.92 220.57 215.7 12.18 -7.95 3.15 
190 8 3.5 4.25 4.11 9.81 173.91 167.87 11.38 -7.12 2.84 
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190 8.1 3.5 4.25 4.07 9.67 174.42 166.92 11.31 -7.24 2.86 
190 8.2 3.5 4.25 4.04 9.54 175.36 168.63 11.43 -7.29 2.87 
190 8.3 3.5 4.25 4.01 9.41 175.32 169.84 11.61 -7.39 2.89 
190 8.4 3.5 4.5 4.18 9.58 181.56 174.11 10.79 -6.62 2.96 
190 8.5 3.5 4.5 4.15 9.46 181.3 174.49 10.92 -6.75 2.97 
190 8.6 3.5 4.5 4.11 9.33 181.08 174.7 11.06 -6.89 2.98 
190 8.7 3.5 4.5 4.07 9.2 184.45 187.42 11.65 -6.57 3 
190 8.8 3.5 4.5 4.04 9.08 189.08 184.65 11.06 -6.63 3.01 
190 8.8 3.5 4.75 4.18 9.36 194.83 190.28 10.65 -6.12 3.02 
190 8.9 3.5 4.5 4 8.97 189.14 181.13 10.86 -6.79 3.02 
190 8.9 3.5 4.75 4.14 9.24 194.74 186.92 10.48 -6.27 3.03 
190 9 3.5 4.75 4.1 9.12 196.8 188.1 10.34 -6.32 3.04 
190 9.1 3.5 4.75 4.07 9.01 199.84 189.84 10.24 -6.49 3.05 
190 9.2 3.5 4.75 4.03 8.89 200.74 193.3 10.54 -6.59 3.06 
190 9.2 3.5 5 4.16 9.18 205.6 197.4 11.11 -7.1 3.06 
190 9.3 3.5 5 4.12 9.06 205.62 192.56 10.99 -7.44 3.07 
190 9.4 3.5 5 4.08 8.86 207.66 199.39 9.39 -5.35 3.11 
190 9.5 3.5 5 4.04 8.76 206.2 198.65 9.52 -5.52 3.12 
190 9.5 3.5 5.25 4.2 8.96 210.21 203.87 9.76 -5.61 3.16 
190 9.6 3.5 5.25 4.15 8.85 206.92 200.39 9.98 -5.97 3.17 
190 9.7 3.5 5.25 4.11 8.74 207.97 204.45 10.28 -6.04 3.17 
190 9.7 3.5 5.5 4.2 8.9 212.03 206.96 10.22 -6.03 3.19 
190 9.8 3.5 5.25 4.06 8.63 212.28 204.4 10.02 -6.1 3.18 
190 9.8 3.5 5.5 4.15 8.78 216.21 206.92 9.98 -6.1 3.19 
190 9.8 3.5 5.75 4.18 8.94 219.02 211.76 10.63 -6.59 3.16 
190 9.9 3.5 5.25 4.02 8.52 212.08 206.66 10.31 -6.24 3.19 
190 9.9 3.5 5.5 4.1 8.67 215.97 208.79 10.27 -6.29 3.19 
190 9.9 3.5 5.75 4.13 8.82 219.11 210.99 10.89 -6.94 3.16 
190 9.9 3.5 6 4.18 9 221.24 213.11 12.09 -8.11 3.13 
190 10 3.5 5.5 4.06 8.56 215.46 209.67 10.52 -6.47 3.2 
190 10 3.5 5.75 4.08 8.71 218.12 214.03 11.26 -7.05 3.16 
190 10 3.5 6 4.13 8.89 220.13 216.54 12.54 -8.22 3.13 
190 10 3.5 6.25 4.19 8.99 221.24 219.96 13.67 -9.1 3.14 
190 10 3.5 6.75 4.15 9.13 222.72 223.41 15.72 -10.9 3.07 
190 10 3.5 7 4.16 9.23 222.8 224.87 17.5 -12.4 3.04 
190 8 3.6 4.25 4.08 9.79 174.43 166.92 11.34 -7.24 2.83 
190 8.1 3.6 4.25 4.05 9.65 175.41 168.45 11.46 -7.31 2.84 
190 8.2 3.6 4.25 4.01 9.52 175.32 169.84 11.64 -7.39 2.86 
190 8.3 3.6 4.5 4.19 9.69 181.56 174.11 10.82 -6.62 2.93 
190 8.4 3.6 4.5 4.16 9.56 181.34 174.33 10.96 -6.76 2.94 
190 8.5 3.6 4.5 4.12 9.44 181.09 174.7 11.09 -6.89 2.96 
190 8.6 3.6 4.5 4.08 9.31 182.03 184.72 11.77 -6.73 2.97 
190 8.7 3.6 4.5 4.04 9.18 186.85 184.92 11.41 -6.72 2.98 
190 8.7 3.6 4.75 4.19 9.46 192.6 190.53 11 -6.22 3 
190 8.8 3.6 4.5 4.01 9.06 189.14 181.27 10.9 -6.79 3 
190 8.8 3.6 4.75 4.15 9.34 194.76 187.05 10.53 -6.27 3.01 
190 8.9 3.6 4.75 4.11 9.22 193.83 185.16 10.57 -6.47 3.02 
190 9 3.6 4.75 4.07 9.1 195.74 189.49 10.67 -6.51 3.03 
190 9.1 3.6 4.75 4.03 8.99 200.76 192.94 10.55 -6.61 3.04 
190 9.1 3.6 5 4.17 9.27 205.63 197.46 11.14 -7.1 3.04 
190 9.2 3.6 5 4.13 9.15 205.64 192.74 11.04 -7.44 3.05 
190 9.3 3.6 5 4.09 9.03 207.75 195.38 11.12 -7.46 3.06 
190 9.4 3.6 5 4.05 8.84 206.16 198.69 9.65 -5.62 3.1 
190 9.5 3.6 5 4.01 8.74 203.47 195.44 9.75 -5.87 3.1 
190 9.5 3.6 5.25 4.16 8.94 207.83 198.48 9.93 -6.07 3.15 
190 9.6 3.6 5.25 4.12 8.82 208 204.43 10.32 -6.06 3.15 
190 9.7 3.6 5.25 4.07 8.71 209.4 202.49 10.2 -6.2 3.16 
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190 9.7 3.6 5.5 4.16 8.87 213.31 204.94 10.18 -6.23 3.17 
190 9.7 3.6 5.75 4.19 9.02 216.12 209.69 10.84 -6.73 3.13 
190 9.8 3.6 5.25 4.03 8.6 212.06 206.31 10.33 -6.27 3.16 
190 9.8 3.6 5.5 4.11 8.75 215.96 208.51 10.3 -6.3 3.17 
190 9.8 3.6 5.75 4.14 8.91 218.7 212.82 10.98 -6.85 3.14 
190 9.8 3.6 6 4.19 9.08 220.76 215.54 12.22 -7.97 3.11 
190 9.9 3.6 5.5 4.06 8.64 214.73 207.97 10.49 -6.52 3.18 
190 9.9 3.6 5.75 4.09 8.79 217.36 212.39 11.24 -7.1 3.14 
190 9.9 3.6 6 4.14 8.97 219.36 214.57 12.51 -8.3 3.11 
190 9.9 3.6 6.25 4.2 9.08 220.46 217.98 13.64 -9.19 3.12 
190 9.9 3.6 6.75 4.17 9.21 221.98 221.81 15.67 -10.9 3.05 
190 9.9 3.6 7 4.17 9.32 222.03 222.9 17.44 -12.5 3.02 
190 10 3.6 5.5 4.02 8.54 215.82 208.61 10.59 -6.68 3.18 
190 10 3.6 5.75 4.04 8.68 218.38 213.1 11.38 -7.29 3.14 
190 10 3.6 6 4.08 8.85 220.26 215.8 12.69 -8.47 3.11 
190 10 3.6 6.25 4.14 8.96 221.23 219.42 13.88 -9.39 3.12 
190 10 3.6 6.5 4.15 9.02 222.76 219.95 14.2 -9.81 3.11 
190 10 3.6 6.75 4.1 9.08 222.59 222.67 15.95 -11.2 3.05 
190 10 3.6 7 4.11 9.18 222.62 223.83 17.67 -12.7 3.02 
190 8 3.7 4.25 4.06 9.77 175.42 168.45 11.49 -7.3 2.82 
190 8.1 3.7 4.25 4.02 9.63 175.33 169.84 11.67 -7.38 2.83 
190 8.3 3.7 4.5 4.16 9.67 181.35 174.32 10.99 -6.76 2.92 
190 8.4 3.7 4.5 4.13 9.54 181.09 174.7 11.13 -6.89 2.93 
190 8.5 3.7 4.5 4.09 9.41 181.92 184.32 11.78 -6.74 2.94 
190 8.6 3.7 4.5 4.05 9.28 184.91 183.96 11.62 -6.83 2.96 
190 8.7 3.7 4.5 4.02 9.16 188.89 181.35 10.99 -6.81 2.97 
190 8.7 3.7 4.75 4.16 9.44 194.51 187.12 10.61 -6.29 2.98 
190 8.8 3.7 4.75 4.12 9.32 193.84 185.15 10.6 -6.47 2.99 
190 8.9 3.7 4.75 4.08 9.2 192.44 189.36 11.06 -6.57 3 
190 9 3.7 4.75 4.04 9.08 196.7 192.75 11 -6.62 3.01 
190 9 3.7 5 4.18 9.37 201.57 197.79 11.62 -7.09 3.02 
190 9.1 3.7 4.75 4 8.96 200.81 189.26 10.53 -6.9 3.02 
190 9.1 3.7 5 4.14 9.25 205.64 192.8 11.08 -7.45 3.03 
190 9.2 3.7 5 4.1 9.13 206.36 194.2 11.24 -7.57 3.03 
190 9.3 3.7 5 4.05 9.01 205.76 199.88 11.75 -7.6 3.04 
190 9.4 3.7 5 4.01 8.82 203.43 195.48 9.87 -5.97 3.08 
190 9.4 3.7 5.25 4.17 9.02 207.8 198.51 10.05 -6.17 3.12 
190 9.5 3.7 5.25 4.13 8.91 208.07 204.23 10.36 -6.09 3.13 
190 9.6 3.7 5.25 4.08 8.8 207.52 201.78 10.4 -6.31 3.13 
190 9.6 3.7 5.5 4.17 8.95 211.48 204.39 10.36 -6.32 3.14 
190 9.7 3.7 5.25 4.04 8.68 212.09 206.29 10.37 -6.29 3.14 
190 9.7 3.7 5.5 4.12 8.83 215.99 208.48 10.33 -6.32 3.15 
190 9.7 3.7 5.75 4.15 8.99 218.74 212.78 11.01 -6.86 3.11 
190 9.8 3.7 5.5 4.07 8.72 215.51 209.85 10.6 -6.49 3.15 
190 9.8 3.7 5.75 4.1 8.87 218.18 214.21 11.34 -7.07 3.12 
190 9.8 3.7 6 4.15 9.05 220.21 216.61 12.62 -8.24 3.09 
190 9.8 3.7 6.75 4.18 9.29 222.89 223.55 15.75 -10.9 3.03 
190 9.8 3.7 7 4.18 9.4 222.95 224.89 17.5 -12.3 3 
190 9.9 3.7 5.5 4.03 8.61 215.99 208.67 10.62 -6.69 3.16 
190 9.9 3.7 5.75 4.05 8.76 218.55 213.18 11.4 -7.3 3.12 
190 9.9 3.7 6 4.09 8.93 220.43 215.85 12.71 -8.48 3.09 
190 9.9 3.7 6.25 4.15 9.04 221.41 219.51 13.9 -9.39 3.1 
190 9.9 3.7 6.5 4.16 9.1 222.93 220.16 14.26 -9.83 3.09 
190 9.9 3.7 6.75 4.11 9.17 222.78 222.84 16 -11.2 3.03 
190 9.9 3.7 7 4.12 9.27 222.88 223.66 17.68 -12.7 3 
190 10 3.7 6 4.04 8.82 219.94 214.7 12.92 -8.79 3.09 
190 10 3.7 6.25 4.09 8.92 220.82 218.21 14.16 -9.77 3.1 
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190 10 3.7 7 4.06 9.14 221.98 222.32 18.04 -13.2 3 
190 8 3.8 4.25 4.03 9.75 175.33 169.84 11.71 -7.38 2.8 
190 8.2 3.8 4.5 4.17 9.78 181.36 174.32 11.02 -6.76 2.89 
190 8.3 3.8 4.5 4.14 9.65 181.1 174.69 11.16 -6.89 2.9 
190 8.4 3.8 4.5 4.1 9.52 181.24 182.71 11.75 -6.79 2.92 
190 8.5 3.8 4.5 4.06 9.39 184.72 183.83 11.67 -6.85 2.93 
190 8.6 3.8 4.5 4.03 9.26 184.28 179.53 11.48 -7.07 2.94 
190 8.6 3.8 4.75 4.17 9.55 189.83 185.4 11.1 -6.54 2.96 
190 8.7 3.8 4.75 4.13 9.42 193.85 185.14 10.63 -6.47 2.97 
190 8.8 3.8 4.75 4.09 9.3 191.66 188.23 11.1 -6.63 2.98 
190 8.9 3.8 4.75 4.05 9.17 192.72 190.96 11.34 -6.73 2.99 
190 8.9 3.8 5 4.19 9.47 197.52 195.63 11.99 -7.24 2.99 
190 9 3.8 4.75 4.01 9.05 196.6 188.97 10.99 -6.91 3 
190 9 3.8 5 4.15 9.34 201.45 193.08 11.56 -7.44 3 
190 9.1 3.8 5 4.1 9.22 205.33 192.87 11.28 -7.65 3.01 
190 9.2 3.8 5 4.06 9.1 205.78 199.87 11.78 -7.61 3.02 
190 9.3 3.8 5 4.02 8.99 202.91 195.32 11.9 -8 3.03 
190 9.3 3.8 5.25 4.18 9.19 207.29 198.35 11.97 -8.1 3.07 
190 9.4 3.8 5.25 4.13 8.99 207.34 202.95 10.45 -6.22 3.11 
190 9.5 3.8 5.25 4.09 8.88 207.55 201.76 10.44 -6.33 3.11 
190 9.5 3.8 5.5 4.18 9.04 211.51 204.36 10.4 -6.33 3.12 
190 9.6 3.8 5.25 4.05 8.77 207.32 204.03 10.76 -6.5 3.12 
190 9.6 3.8 5.5 4.13 8.92 211.19 206.28 10.72 -6.52 3.13 
190 9.6 3.8 5.75 4.16 9.08 213.9 210.64 11.43 -7.06 3.09 
190 9.7 3.8 5.25 4 8.66 211 205.32 10.58 -6.53 3.12 
190 9.7 3.8 5.5 4.08 8.81 214.84 207.71 10.57 -6.57 3.13 
190 9.7 3.8 5.75 4.11 8.96 217.49 212.15 11.3 -7.14 3.1 
190 9.7 3.8 6 4.16 9.13 219.46 214.47 12.57 -8.32 3.07 
190 9.7 3.8 6.75 4.19 9.38 222.16 221.64 15.68 -10.9 3.01 
190 9.7 3.8 7 4.19 9.48 222.21 222.73 17.4 -12.4 2.98 
190 9.8 3.8 5.5 4.04 8.7 214.56 207.23 10.69 -6.77 3.14 
190 9.8 3.8 5.75 4.06 8.84 217.11 211.78 11.47 -7.37 3.1 
190 9.8 3.8 6 4.1 9.02 218.95 214.27 12.8 -8.58 3.07 
190 9.8 3.8 6.25 4.16 9.12 219.99 217.71 13.98 -9.51 3.08 
190 9.8 3.8 6.5 4.18 9.18 221.52 218.54 14.33 -9.92 3.07 
190 9.8 3.8 6.75 4.13 9.25 221.39 221.21 16.07 -11.3 3.01 
190 9.8 3.8 7 4.13 9.35 221.47 221.87 17.79 -12.9 2.98 
190 9.9 3.8 5.75 4.01 8.73 217.62 210.66 11.56 -7.63 3.1 
190 9.9 3.8 6 4.05 8.9 219.41 213.46 12.9 -8.84 3.07 
190 9.9 3.8 6.25 4.1 9 220.28 216.99 14.14 -9.82 3.08 
190 9.9 3.8 7 4.07 9.22 221.47 221.05 17.99 -13.2 2.98 
190 10 3.8 6.25 4.05 8.88 220.48 218.02 14.53 -10.1 3.08 
190 10 3.8 7 4.01 9.09 221.44 222.28 18.44 -13.5 2.98 
190 8 3.9 4.25 4.01 9.73 175.16 170.01 11.87 -7.52 2.79 
190 8.1 3.9 4.5 4.18 9.9 181.36 174.31 11.06 -6.76 2.86 
190 8.2 3.9 4.5 4.14 9.76 181.14 174.53 11.19 -6.9 2.88 
190 8.3 3.9 4.5 4.11 9.63 180.74 179.81 11.6 -6.85 2.89 
190 8.4 3.9 4.5 4.07 9.49 183.24 182.38 11.78 -6.96 2.9 
190 8.5 3.9 4.5 4.03 9.37 184.29 179.52 11.51 -7.07 2.92 
190 8.5 3.9 4.75 4.18 9.65 189.84 185.39 11.13 -6.54 2.93 
190 8.6 3.9 4.75 4.14 9.52 193.47 185.05 10.7 -6.49 2.94 
190 8.7 3.9 4.75 4.1 9.4 192.5 188.94 11.09 -6.58 2.95 
190 8.8 3.9 4.75 4.06 9.27 192.17 188.96 11.25 -6.75 2.96 
190 8.8 3.9 5 4.2 9.57 196.98 194.01 11.93 -7.27 2.97 
190 8.9 3.9 4.75 4.02 9.15 193.2 188.76 11.39 -6.98 2.98 
190 8.9 3.9 5 4.16 9.44 198.02 192.35 11.99 -7.56 2.98 
190 9 3.9 5 4.11 9.32 201.14 193.15 11.78 -7.64 2.99 
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190 9.1 3.9 5 4.07 9.19 207.4 201.83 11.76 -7.48 2.99 
190 9.2 3.9 5 4.03 9.08 202.91 195.47 11.94 -8 3 
190 9.2 3.9 5.25 4.19 9.29 207.3 198.5 12.01 -8.1 3.05 
190 9.3 3.9 5.25 4.14 9.17 206.42 200.99 12.33 -8.17 3.05 
190 9.4 3.9 5.25 4.1 8.96 207.41 201.53 10.56 -6.43 3.09 
190 9.4 3.9 5.5 4.19 9.12 211.38 204.12 10.5 -6.42 3.1 
190 9.5 3.9 5.25 4.05 8.86 207.51 204.91 10.84 -6.49 3.09 
190 9.5 3.9 5.5 4.14 9.01 211.4 207.1 10.8 -6.52 3.1 
190 9.5 3.9 5.75 4.17 9.17 214.13 211.43 11.5 -7.06 3.07 
190 9.6 3.9 5.25 4.01 8.74 211.03 205.3 10.62 -6.55 3.1 
190 9.6 3.9 5.5 4.09 8.89 214.87 207.68 10.6 -6.58 3.11 
190 9.6 3.9 5.75 4.12 9.04 217.53 212.11 11.33 -7.15 3.07 
190 9.6 3.9 6 4.17 9.22 219.51 214.42 12.6 -8.33 3.05 
190 9.6 3.9 6.75 4.2 9.47 222.23 221.58 15.8 -11 2.99 
190 9.7 3.9 5.5 4.05 8.78 213.1 205.9 10.79 -6.87 3.11 
190 9.7 3.9 5.75 4.07 8.93 215.64 210.44 11.58 -7.47 3.08 
190 9.7 3.9 6 4.12 9.1 217.56 212.87 12.91 -8.69 3.05 
190 9.7 3.9 6.25 4.17 9.21 218.59 216.4 14.1 -9.61 3.06 
190 9.7 3.9 6.5 4.19 9.27 220.07 217.04 14.45 -10 3.05 
190 9.7 3.9 6.75 4.14 9.34 219.95 219.71 16.19 -11.5 2.99 
190 9.7 3.9 7 4.14 9.44 220.04 220.68 17.93 -13 2.96 
190 9.8 3.9 5.75 4.02 8.81 217.22 209.38 11.53 -7.66 3.08 
190 9.8 3.9 6 4.06 8.98 219.01 211.98 12.86 -8.89 3.05 
190 9.8 3.9 6.25 4.12 9.08 219.88 215.49 14.11 -9.88 3.06 
190 9.8 3.9 7 4.08 9.3 221.08 219.54 17.92 -13.3 2.96 
190 9.9 3.9 6 4.01 8.86 220.41 211.76 13.13 -9.3 3.06 
190 9.9 3.9 6.25 4.06 8.96 220.64 217.09 14.5 -10.2 3.06 
190 9.9 3.9 7 4.02 9.17 221.65 221.32 18.38 -13.6 2.96 
190 10 3.9 6.25 4 8.84 219.86 219.15 15.01 -10.4 3.06 
190 10 3.9 6.5 4.01 8.9 221.12 219.6 15.48 -11 3.04 
200 8 3 3.75 4.03 9.61 169.99 164.84 10.49 -6.23 2.85 
200 8.1 3 3.75 4.01 9.48 174.29 163.62 9.96 -6.33 2.87 
200 8.4 3 4 4.18 9.57 182.52 173.27 10.21 -6.3 2.96 
200 8.5 3 4 4.15 9.45 184.48 174.61 10.13 -6.27 2.98 
200 8.6 3 4 4.12 9.32 187.4 175.41 9.9 -6.21 2.99 
200 8.7 3 4 4.09 9.2 189.75 178.59 9.96 -6.17 3.01 
200 8.8 3 4 4.06 9.09 190.11 186.72 10.51 -6.13 3.02 
200 8.9 3 4 4.02 8.98 190.51 188.24 10.63 -6.19 3.04 
200 9.4 3 4.25 4.17 8.69 195.48 195.17 8.32 -3.92 3.24 
200 9.5 3 4.25 4.13 8.59 197.76 196.35 8.14 -3.8 3.25 
200 9.6 3 4.25 4.1 8.49 200.41 193.23 7.88 -3.87 3.27 
200 9.7 3 4.25 4.07 8.4 199.87 193.46 7.89 -3.88 3.28 
200 9.8 3 4.25 4.04 8.3 201.18 198.95 8.13 -3.9 3.29 
200 9.9 3 4.25 4.01 8.2 201.15 199.53 8.22 -3.99 3.3 
200 10 3 4.5 4.17 8.36 211.81 204.24 7.42 -3.42 3.37 
200 8 3.1 3.75 4.01 9.6 170.78 163.63 10.37 -6.3 2.84 
200 8.3 3.1 4 4.19 9.68 182.52 173.27 10.25 -6.3 2.93 
200 8.4 3.1 4 4.16 9.55 182.38 173.41 10.33 -6.41 2.95 
200 8.5 3.1 4 4.13 9.43 187.06 175.4 9.97 -6.23 2.96 
200 8.6 3.1 4 4.09 9.31 186.51 174.68 10.04 -6.38 2.98 
200 8.7 3.1 4 4.06 9.19 190.45 187.94 10.59 -6.09 2.99 
200 8.8 3.1 4 4.03 9.07 190.29 188.04 10.68 -6.21 3.01 
200 8.9 3.1 4 4 8.96 189.19 179.26 10.3 -6.57 3.03 
200 9.3 3.1 4.25 4.17 8.87 195.66 195.01 10.37 -5.9 3.18 
200 9.4 3.1 4.25 4.14 8.67 195.63 195.25 8.42 -4.02 3.23 
200 9.5 3.1 4.25 4.11 8.57 200.76 194.32 7.96 -3.87 3.24 
200 9.6 3.1 4.25 4.08 8.48 199.97 192.89 7.92 -3.91 3.25 
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200 9.7 3.1 4.25 4.04 8.38 201.18 198.95 8.17 -3.92 3.27 
200 9.8 3.1 4.25 4.01 8.28 201.15 199.54 8.27 -4.01 3.28 
200 9.9 3.1 4.5 4.18 8.44 207.73 202.06 7.61 -3.5 3.34 
200 10 3.1 4.5 4.14 8.35 212.68 203.92 7.41 -3.48 3.35 
200 8.2 3.2 4 4.2 9.79 182.57 173.12 10.28 -6.32 2.9 
200 8.3 3.2 4 4.17 9.66 182.38 173.41 10.36 -6.41 2.92 
200 8.4 3.2 4 4.13 9.54 184.34 174.76 10.28 -6.37 2.94 
200 8.5 3.2 4 4.1 9.41 187.26 175.56 10.05 -6.32 2.95 
200 8.6 3.2 4 4.07 9.29 189.8 178.85 10.11 -6.27 2.97 
200 8.7 3.2 4 4.04 9.17 190.49 188.6 10.74 -6.2 2.98 
200 8.8 3.2 4 4.01 9.06 189.12 185.69 10.76 -6.44 3 
200 9.2 3.2 4.25 4.18 8.96 194.24 193.53 10.47 -6 3.16 
200 9.3 3.2 4.25 4.15 8.85 195.62 194.98 10.49 -6.02 3.17 
200 9.4 3.2 4.25 4.12 8.65 198.03 193.78 8.29 -4.07 3.22 
200 9.5 3.2 4.25 4.08 8.56 199.97 192.89 7.96 -3.93 3.23 
200 9.6 3.2 4.25 4.05 8.46 199.83 193.69 8.04 -4 3.24 
200 9.7 3.2 4.25 4.02 8.36 201.03 198.97 8.29 -4.03 3.25 
200 9.8 3.2 4.5 4.19 8.52 208.34 204.3 7.73 -3.5 3.32 
200 9.9 3.2 4.5 4.15 8.42 209.21 203.73 7.68 -3.55 3.33 
200 10 3.2 4.5 4.12 8.33 212.44 204.33 7.54 -3.59 3.34 
200 8.2 3.3 4 4.17 9.78 182.38 173.42 10.4 -6.41 2.89 
200 8.3 3.3 4 4.14 9.65 182.24 173.55 10.48 -6.52 2.91 
200 8.4 3.3 4 4.11 9.52 187.06 175.57 10.1 -6.33 2.93 
200 8.5 3.3 4 4.08 9.39 189.6 178.75 10.15 -6.28 2.94 
200 8.6 3.3 4 4.05 9.27 190.53 187 10.68 -6.24 2.96 
200 8.7 3.3 4 4.02 9.16 189.19 179.27 10.37 -6.57 2.97 
200 9.1 3.3 4.25 4.19 9.05 193.22 191.83 10.5 -6.09 3.13 
200 9.2 3.3 4.25 4.16 8.94 195.62 194.98 10.53 -6.03 3.15 
200 9.3 3.3 4.25 4.12 8.83 196.14 192.46 10.47 -6.22 3.16 
200 9.4 3.3 4.25 4.09 8.64 199.91 192.95 8.1 -4.05 3.2 
200 9.5 3.3 4.25 4.06 8.54 199.68 193.66 8.09 -4.02 3.22 
200 9.6 3.3 4.25 4.03 8.44 200.98 199.15 8.34 -4.04 3.23 
200 9.7 3.3 4.5 4.2 8.6 207.75 202.06 7.69 -3.54 3.29 
200 9.8 3.3 4.5 4.16 8.51 207.39 201.36 7.73 -3.64 3.31 
200 9.9 3.3 4.5 4.12 8.4 208.97 204.14 7.81 -3.66 3.32 
200 10 3.3 4.5 4.09 8.31 212.39 204.71 7.66 -3.7 3.33 
200 8.1 3.4 4 4.18 9.89 182.38 173.42 10.43 -6.4 2.86 
200 8.2 3.4 4 4.15 9.76 182.24 173.56 10.52 -6.52 2.88 
200 8.3 3.4 4 4.12 9.63 184.84 174.36 10.31 -6.48 2.9 
200 8.4 3.4 4 4.09 9.5 188.2 177.35 10.23 -6.37 2.91 
200 8.5 3.4 4 4.06 9.37 190.42 188.54 10.81 -6.21 2.93 
200 8.6 3.4 4 4.03 9.26 188.71 183.02 10.65 -6.49 2.94 
200 9 3.4 4.25 4.2 9.15 193.1 191.24 10.5 -6.1 3.11 
200 9.1 3.4 4.25 4.17 9.03 195.62 194.98 10.57 -6.04 3.12 
200 9.2 3.4 4.25 4.13 8.92 196.15 192.46 10.51 -6.22 3.13 
200 9.3 3.4 4.25 4.1 8.81 198.02 191.6 10.22 -6.2 3.15 
200 9.4 3.4 4.25 4.07 8.62 199.68 193.51 8.23 -4.15 3.19 
200 9.5 3.4 4.25 4.03 8.52 200.99 199.16 8.38 -4.06 3.2 
200 9.6 3.4 4.25 4 8.43 200.43 197.19 8.38 -4.19 3.22 
200 9.7 3.4 4.5 4.17 8.59 206.77 200.86 7.8 -3.7 3.28 
200 9.8 3.4 4.5 4.13 8.48 208.98 204.13 7.85 -3.67 3.29 
200 9.9 3.4 4.5 4.1 8.39 208.92 204.52 7.93 -3.76 3.3 
200 10 3.4 4.5 4.06 8.29 212.92 204.73 7.74 -3.8 3.31 
200 10 3.4 4.75 4.2 8.54 218.96 211.47 7.61 -3.53 3.32 
200 8 3.5 4 4.19 10.01 178.96 173.86 10.87 -6.38 2.84 
200 8.1 3.5 4 4.16 9.87 182.24 173.56 10.55 -6.51 2.85 
200 8.2 3.5 4 4.13 9.74 182.1 173.7 10.64 -6.63 2.87 
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200 8.3 3.5 4 4.09 9.61 187.11 175.71 10.23 -6.43 2.89 
200 8.4 3.5 4 4.06 9.48 190.3 188.32 10.83 -6.21 2.9 
200 8.5 3.5 4 4.03 9.36 189.2 179.27 10.43 -6.57 2.92 
200 8.6 3.5 4 4 9.25 186.16 172.72 10.33 -6.98 2.93 
200 9 3.5 4.25 4.17 9.13 194.16 193.54 10.67 -6.13 3.09 
200 9.1 3.5 4.25 4.14 9.01 196.15 192.46 10.54 -6.23 3.11 
200 9.2 3.5 4.25 4.11 8.9 195.69 187.69 10.34 -6.42 3.12 
200 9.3 3.5 4.25 4.07 8.8 199.87 193.34 10.22 -6.18 3.13 
200 9.4 3.5 4.25 4.04 8.6 200.57 199.19 8.56 -4.19 3.18 
200 9.5 3.5 4.25 4.01 8.51 200.44 197.19 8.42 -4.2 3.19 
200 9.6 3.5 4.5 4.18 8.67 206.93 196.33 7.69 -3.78 3.26 
200 9.7 3.5 4.5 4.14 8.56 208.98 204.13 7.89 -3.69 3.27 
200 9.8 3.5 4.5 4.11 8.47 208.74 204.39 7.98 -3.79 3.28 
200 9.9 3.5 4.5 4.07 8.37 209.45 204.53 8.02 -3.86 3.29 
200 10 3.5 4.5 4.04 8.27 212.64 204.69 7.86 -3.92 3.3 
200 10 3.5 4.75 4.17 8.52 218.62 211.5 7.75 -3.67 3.3 
200 8 3.6 4 4.17 9.99 178.77 174.16 11 -6.47 2.82 
200 8.1 3.6 4 4.13 9.86 182.1 173.7 10.67 -6.62 2.84 
200 8.2 3.6 4 4.1 9.73 184.05 175.05 10.59 -6.59 2.86 
200 8.3 3.6 4 4.07 9.59 190.43 182.79 10.54 -6.32 2.87 
200 8.4 3.6 4 4.04 9.47 189.2 179.28 10.46 -6.57 2.89 
200 8.5 3.6 4 4.01 9.35 186.16 172.73 10.36 -6.98 2.91 
200 8.9 3.6 4.25 4.18 9.23 193.09 191.83 10.69 -6.21 3.07 
200 9 3.6 4.25 4.15 9.1 195.96 192.32 10.59 -6.25 3.08 
200 9.1 3.6 4.25 4.11 9 195.67 187.78 10.38 -6.43 3.1 
200 9.2 3.6 4.25 4.08 8.89 197.18 192.73 10.5 -6.29 3.11 
200 9.3 3.6 4.25 4.05 8.78 200.37 195.56 10.44 -6.26 3.12 
200 9.4 3.6 4.25 4.02 8.59 200.37 197.26 8.56 -4.32 3.17 
200 9.5 3.6 4.5 4.18 8.75 206.94 196.33 7.73 -3.8 3.23 
200 9.6 3.6 4.5 4.15 8.65 205.69 200.31 8 -3.87 3.24 
200 9.7 3.6 4.5 4.11 8.55 208.74 204.38 8.02 -3.8 3.25 
200 9.8 3.6 4.5 4.08 8.45 208.97 201.64 7.95 -3.9 3.26 
200 9.9 3.6 4.5 4.04 8.35 209.19 204.79 8.15 -3.98 3.27 
200 9.9 3.6 4.75 4.18 8.6 215.18 211.63 8.03 -3.73 3.28 
200 10 3.6 4.5 4.01 8.25 212.44 206.24 8.04 -4.03 3.28 
200 10 3.6 4.75 4.14 8.5 218.46 213.32 7.95 -3.79 3.29 
200 8 3.7 4 4.14 9.97 178.63 174.3 11.13 -6.58 2.81 
200 8.1 3.7 4 4.11 9.84 181.96 173.84 10.79 -6.73 2.83 
200 8.2 3.7 4 4.08 9.7 188.06 177.51 10.41 -6.48 2.85 
200 8.3 3.7 4 4.05 9.57 189.2 179.28 10.49 -6.57 2.86 
200 8.4 3.7 4 4.02 9.46 186.16 172.73 10.39 -6.97 2.88 
200 8.8 3.7 4.25 4.19 9.32 193.1 191.83 10.73 -6.22 3.04 
200 8.9 3.7 4.25 4.16 9.2 195.96 192.32 10.62 -6.25 3.05 
200 9 3.7 4.25 4.12 9.09 195.67 187.78 10.42 -6.44 3.07 
200 9.1 3.7 4.25 4.09 8.98 195.09 191.53 10.7 -6.41 3.08 
200 9.2 3.7 4.25 4.06 8.87 199.66 193.19 10.37 -6.31 3.1 
200 9.3 3.7 4.25 4.02 8.76 200.62 199.03 10.73 -6.3 3.11 
200 9.4 3.7 4.5 4.19 8.83 206.87 196.49 7.87 -3.91 3.21 
200 9.5 3.7 4.5 4.16 8.74 206.54 201.1 8.01 -3.84 3.22 
200 9.6 3.7 4.5 4.12 8.63 208.74 204.38 8.06 -3.82 3.23 
200 9.7 3.7 4.5 4.09 8.53 208.31 199.95 7.94 -3.94 3.24 
200 9.8 3.7 4.5 4.05 8.43 209.2 204.78 8.19 -4 3.25 
200 9.8 3.7 4.75 4.18 8.68 215.19 211.62 8.07 -3.74 3.25 
200 9.9 3.7 4.5 4.02 8.33 208.88 205.98 8.33 -4.09 3.26 
200 9.9 3.7 4.75 4.15 8.58 214.89 213.12 8.24 -3.86 3.26 
200 10 3.7 4.75 4.11 8.48 218.16 214.01 8.12 -3.92 3.27 
200 8 3.8 4 4.12 9.96 178.49 174.44 11.25 -6.68 2.8 
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200 8.1 3.8 4 4.09 9.83 181.82 173.98 10.92 -6.84 2.82 
200 8.2 3.8 4 4.06 9.69 189.2 179.28 10.52 -6.56 2.84 
200 8.3 3.8 4 4.03 9.57 186.16 172.73 10.42 -6.97 2.85 
200 8.7 3.8 4.25 4.2 9.43 193.1 191.83 10.76 -6.22 3.01 
200 8.8 3.8 4.25 4.16 9.3 194.97 190.58 10.65 -6.34 3.03 
200 8.9 3.8 4.25 4.13 9.19 195.68 187.77 10.45 -6.44 3.04 
200 9 3.8 4.25 4.1 9.07 195.13 191.17 10.71 -6.43 3.06 
200 9.1 3.8 4.25 4.07 8.96 194.78 191.24 10.81 -6.55 3.07 
200 9.2 3.8 4.25 4.03 8.85 200.05 196.41 10.64 -6.37 3.08 
200 9.3 3.8 4.25 4 8.74 199.95 192.56 10.54 -6.63 3.1 
200 9.3 3.8 4.5 4.2 9.01 207.03 196.38 9.71 -5.86 3.15 
200 9.4 3.8 4.5 4.16 8.82 206.49 201.16 8.14 -3.95 3.19 
200 9.5 3.8 4.5 4.13 8.71 208.75 204.38 8.1 -3.83 3.2 
200 9.6 3.8 4.5 4.09 8.61 208.13 200.13 7.99 -3.96 3.21 
200 9.7 3.8 4.5 4.06 8.51 209.21 204.78 8.23 -4.01 3.23 
200 9.7 3.8 4.75 4.19 8.76 215.2 211.62 8.11 -3.76 3.23 
200 9.8 3.8 4.5 4.03 8.41 208.9 205.65 8.37 -4.12 3.24 
200 9.8 3.8 4.75 4.15 8.66 214.91 212.76 8.27 -3.88 3.24 
200 9.9 3.8 4.75 4.12 8.56 214.6 213.81 8.41 -3.98 3.25 
200 10 3.8 4.75 4.08 8.46 217.73 213.77 8.26 -4.06 3.26 
200 8 3.9 4 4.1 9.94 178.34 174.59 11.38 -6.8 2.79 
200 8.1 3.9 4 4.06 9.8 189.2 179.28 10.55 -6.56 2.81 
200 8.2 3.9 4 4.03 9.68 186.16 172.73 10.45 -6.97 2.83 
200 8.3 3.9 4 4 9.55 186.02 172.88 10.55 -7.09 2.84 
200 8.7 3.9 4.25 4.17 9.41 193.46 189.39 10.76 -6.43 3 
200 8.8 3.9 4.25 4.14 9.28 195.58 187.61 10.48 -6.45 3.02 
200 8.9 3.9 4.25 4.11 9.17 195.13 191.17 10.74 -6.44 3.03 
200 9 3.9 4.25 4.07 9.06 194.79 191.23 10.85 -6.55 3.04 
200 9.1 3.9 4.25 4.04 8.94 200.63 199.03 10.8 -6.31 3.06 
200 9.2 3.9 4.25 4.01 8.83 199.69 192.5 10.6 -6.64 3.07 
200 9.3 3.9 4.5 4.17 8.99 206.68 200.99 10.03 -5.86 3.14 
200 9.4 3.9 4.5 4.14 8.8 207.22 202.7 8.27 -4.02 3.18 
200 9.5 3.9 4.5 4.1 8.7 208.03 199.98 8.03 -3.97 3.19 
200 9.6 3.9 4.5 4.07 8.59 209.22 204.78 8.27 -4.03 3.2 
200 9.7 3.9 4.5 4.03 8.49 208.94 205.78 8.41 -4.14 3.21 
200 9.7 3.9 4.75 4.16 8.74 214.95 212.91 8.32 -3.89 3.21 
200 9.8 3.9 4.75 4.12 8.64 214.58 214.02 8.46 -4 3.22 
200 9.9 3.9 4.75 4.09 8.54 214.16 213.57 8.55 -4.13 3.23 
200 10 3.9 4.75 4.05 8.44 217.41 213.27 8.38 -4.2 3.24 
200 10 3.9 5 4.18 8.7 222.4 218.21 9.14 -4.84 3.24 
210 8 3 3.5 4.07 9.65 170.97 164.62 10.5 -6.31 2.86 
210 8.1 3 3.5 4.04 9.52 172.79 165.53 10.41 -6.4 2.88 
210 8.2 3 3.5 4.02 9.4 172.7 165.62 10.47 -6.49 2.9 
210 8.7 3 3.75 4.18 9.26 183.9 178.49 9.52 -5.29 3.06 
210 8.8 3 3.75 4.15 9.15 183.75 178.81 9.58 -5.36 3.07 
210 8.9 3 3.75 4.12 9.04 183.63 178.93 9.64 -5.44 3.09 
210 9 3 3.75 4.09 8.93 190.2 186.87 9.54 -5.24 3.1 
210 9.1 3 3.75 4.06 8.81 199.88 195.51 9.15 -4.97 3.12 
210 9.2 3 3.75 4.04 8.71 200.26 195.72 9.16 -5.03 3.13 
210 9.3 3 3.75 4.01 8.61 200.23 195.58 9.19 -5.09 3.15 
210 9.6 3 4 4.18 8.65 208.68 199.82 7.14 -3.17 3.27 
210 9.7 3 4 4.15 8.55 211.07 203.86 7.23 -3.16 3.28 
210 9.8 3 4 4.12 8.45 210.99 204.12 7.28 -3.23 3.29 
210 9.9 3 4 4.09 8.36 211.05 204.16 7.3 -3.28 3.31 
210 10 3 4 4.06 8.27 211.49 202.95 7.24 -3.34 3.32 
210 8 3.1 3.5 4.05 9.64 172.78 165.54 10.44 -6.39 2.85 
210 8.1 3.1 3.5 4.03 9.51 172.7 165.63 10.5 -6.48 2.87 
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210 8.2 3.1 3.5 4 9.39 172.61 165.71 10.56 -6.57 2.89 
210 8.6 3.1 3.75 4.19 9.36 183.9 178.49 9.54 -5.28 3.03 
210 8.7 3.1 3.75 4.16 9.25 183.78 178.61 9.61 -5.37 3.05 
210 8.8 3.1 3.75 4.13 9.13 183.63 178.93 9.67 -5.44 3.06 
210 8.9 3.1 3.75 4.1 9.02 183.51 179.05 9.74 -5.52 3.08 
210 9 3.1 3.75 4.07 8.9 195.08 194.94 9.57 -4.98 3.09 
210 9.1 3.1 3.75 4.04 8.8 200.19 195.75 9.2 -5.03 3.11 
210 9.2 3.1 3.75 4.02 8.7 200.23 195.58 9.22 -5.1 3.12 
210 9.5 3.1 4 4.19 8.73 208.68 199.82 7.18 -3.18 3.24 
210 9.6 3.1 4 4.16 8.64 208.53 200.66 7.26 -3.27 3.25 
210 9.7 3.1 4 4.13 8.53 210.98 204.12 7.32 -3.24 3.27 
210 9.8 3.1 4 4.1 8.44 211.05 204.17 7.34 -3.29 3.28 
210 9.9 3.1 4 4.07 8.35 209.98 197.82 7.22 -3.47 3.3 
210 10 3.1 4 4.04 8.25 213.11 204.41 7.29 -3.43 3.31 
210 8 3.2 3.5 4.03 9.62 172.69 165.63 10.52 -6.47 2.84 
210 8.1 3.2 3.5 4.01 9.5 172.61 165.72 10.58 -6.56 2.86 
210 8.5 3.2 3.75 4.19 9.47 183.89 178.5 9.57 -5.28 3 
210 8.6 3.2 3.75 4.16 9.35 183.78 178.61 9.64 -5.36 3.02 
210 8.7 3.2 3.75 4.14 9.23 183.63 178.94 9.7 -5.43 3.03 
210 8.8 3.2 3.75 4.11 9.12 183.51 179.05 9.77 -5.52 3.05 
210 8.9 3.2 3.75 4.08 9 188.51 193 10.17 -5.19 3.07 
210 9 3.2 3.75 4.05 8.89 195.26 195.45 9.66 -5.05 3.08 
210 9.1 3.2 3.75 4.02 8.79 200.22 195.59 9.25 -5.1 3.1 
210 9.4 3.2 4 4.19 8.81 208.61 199.89 7.31 -3.29 3.21 
210 9.5 3.2 4 4.17 8.72 208.53 200.67 7.3 -3.28 3.23 
210 9.6 3.2 4 4.13 8.62 210.98 204.13 7.36 -3.26 3.24 
210 9.7 3.2 4 4.11 8.52 211.1 203.98 7.38 -3.32 3.26 
210 9.8 3.2 4 4.08 8.42 210.88 204.34 7.44 -3.38 3.27 
210 9.9 3.2 4 4.05 8.33 210.42 203.79 7.5 -3.54 3.28 
210 10 3.2 4 4.02 8.24 213.01 205.57 7.42 -3.51 3.3 
210 8 3.3 3.5 4.01 9.61 172.6 165.73 10.61 -6.55 2.83 
210 8.5 3.3 3.75 4.17 9.45 183.78 178.62 9.66 -5.36 2.99 
210 8.6 3.3 3.75 4.14 9.33 183.66 178.73 9.73 -5.44 3.01 
210 8.7 3.3 3.75 4.12 9.22 183.5 179.06 9.79 -5.52 3.02 
210 8.8 3.3 3.75 4.09 9.1 185.33 189.29 10.23 -5.32 3.04 
210 8.9 3.3 3.75 4.06 8.99 191.62 195.29 10.03 -5.1 3.06 
210 9 3.3 3.75 4.03 8.88 195.7 195.07 9.67 -5.11 3.07 
210 9.1 3.3 3.75 4 8.77 200.53 189.6 9.01 -5.26 3.09 
210 9.4 3.3 4 4.17 8.8 208.46 200.74 7.43 -3.39 3.2 
210 9.5 3.3 4 4.14 8.7 210.98 204.13 7.4 -3.27 3.22 
210 9.6 3.3 4 4.11 8.6 210.98 203.92 7.43 -3.34 3.23 
210 9.7 3.3 4 4.08 8.51 209.47 201.89 7.47 -3.49 3.24 
210 9.8 3.3 4 4.06 8.41 208.27 202.5 7.65 -3.65 3.26 
210 9.9 3.3 4 4.03 8.32 213.12 205.66 7.46 -3.52 3.27 
210 8.4 3.4 3.75 4.18 9.56 183.77 178.63 9.69 -5.35 2.96 
210 8.5 3.4 3.75 4.15 9.44 183.66 178.74 9.75 -5.44 2.98 
210 8.6 3.4 3.75 4.12 9.32 183.5 179.07 9.82 -5.51 3 
210 8.7 3.4 3.75 4.1 9.21 183.17 183.05 10.1 -5.51 3.01 
210 8.8 3.4 3.75 4.07 9.08 189.48 192.83 10.13 -5.21 3.03 
210 8.9 3.4 3.75 4.04 8.97 191.67 194.88 10.08 -5.18 3.05 
210 9 3.4 3.75 4.01 8.86 195.95 189.41 9.43 -5.26 3.06 
210 9.3 3.4 4 4.18 8.97 208.07 200.69 9.35 -5.3 3.15 
210 9.4 3.4 4 4.15 8.78 209.39 202.72 7.56 -3.44 3.19 
210 9.5 3.4 4 4.12 8.69 210.9 203.85 7.47 -3.36 3.2 
210 9.6 3.4 4 4.09 8.59 209.97 197.84 7.34 -3.52 3.22 
210 9.7 3.4 4 4.06 8.5 207.5 198.81 7.54 -3.68 3.23 
210 9.8 3.4 4 4.03 8.4 210.92 203.39 7.56 -3.64 3.25 
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210 9.9 3.4 4 4 8.3 212.95 205.45 7.53 -3.61 3.26 
210 8.3 3.5 3.75 4.19 9.67 183.77 178.63 9.72 -5.34 2.93 
210 8.4 3.5 3.75 4.16 9.55 183.65 178.75 9.78 -5.43 2.95 
210 8.5 3.5 3.75 4.13 9.43 183.5 179.07 9.85 -5.5 2.97 
210 8.6 3.5 3.75 4.1 9.31 183.38 179.19 9.92 -5.59 2.99 
210 8.7 3.5 3.75 4.07 9.19 186.35 192.92 10.51 -5.33 3 
210 8.8 3.5 3.75 4.04 9.07 191.29 193.95 10.08 -5.19 3.02 
210 8.9 3.5 3.75 4.02 8.96 192.29 189.22 9.79 -5.32 3.04 
210 9.2 3.5 4 4.19 9.07 208.05 200.42 9.36 -5.3 3.12 
210 9.3 3.5 4 4.16 8.96 207.96 200.84 9.45 -5.4 3.13 
210 9.4 3.5 4 4.13 8.77 210.83 203.92 7.6 -3.46 3.18 
210 9.5 3.5 4 4.1 8.67 210.02 197.68 7.38 -3.55 3.19 
210 9.6 3.5 4 4.07 8.58 207.28 192.27 7.34 -3.76 3.21 
210 9.7 3.5 4 4.04 8.48 208.1 202.68 7.79 -3.76 3.22 
210 9.8 3.5 4 4.01 8.38 212.95 205.45 7.57 -3.63 3.23 
210 8.2 3.6 3.75 4.19 9.78 183.77 178.64 9.74 -5.33 2.9 
210 8.3 3.6 3.75 4.17 9.65 183.65 178.75 9.81 -5.42 2.92 
210 8.4 3.6 3.75 4.14 9.53 183.53 178.87 9.87 -5.51 2.94 
210 8.5 3.6 3.75 4.11 9.41 183.38 179.2 9.94 -5.58 2.96 
210 8.6 3.6 3.75 4.08 9.29 183.74 188.62 10.48 -5.47 2.97 
210 8.7 3.6 3.75 4.05 9.17 188.69 194.19 10.44 -5.31 2.99 
210 8.8 3.6 3.75 4.02 9.05 192.31 189.21 9.83 -5.33 3.01 
210 9.1 3.6 4 4.19 9.16 208.15 199.83 9.37 -5.32 3.09 
210 9.2 3.6 4 4.16 9.05 207.93 200.93 9.48 -5.4 3.11 
210 9.3 3.6 4 4.13 8.94 210.44 203.87 9.53 -5.37 3.12 
210 9.4 3.6 4 4.1 8.75 209.95 197.75 7.51 -3.66 3.17 
210 9.5 3.6 4 4.08 8.66 207.61 193.41 7.41 -3.76 3.18 
210 9.6 3.6 4 4.05 8.56 208.1 202.68 7.83 -3.77 3.2 
210 9.7 3.6 4 4.02 8.46 210.1 204.69 7.8 -3.74 3.21 
210 8.2 3.7 3.75 4.17 9.77 183.65 178.76 9.83 -5.41 2.89 
210 8.3 3.7 3.75 4.15 9.64 183.53 178.87 9.9 -5.5 2.91 
210 8.4 3.7 3.75 4.12 9.52 183.37 179.2 9.97 -5.58 2.93 
210 8.5 3.7 3.75 4.09 9.4 183.68 187.7 10.46 -5.48 2.95 
210 8.6 3.7 3.75 4.06 9.27 186.6 193.04 10.61 -5.39 2.96 
210 8.7 3.7 3.75 4.03 9.15 191.92 189.4 9.91 -5.34 2.98 
210 8.8 3.7 3.75 4 9.04 191.82 186.59 9.74 -5.41 3 
210 9.1 3.7 4 4.17 9.14 207.91 200.86 9.51 -5.4 3.08 
210 9.2 3.7 4 4.14 9.03 208.91 202.57 9.61 -5.45 3.1 
210 9.3 3.7 4 4.11 8.93 208.75 201.54 9.63 -5.58 3.11 
210 9.4 3.7 4 4.08 8.74 207.55 193.48 7.55 -3.88 3.16 
210 9.5 3.7 4 4.06 8.65 208.1 202.68 7.87 -3.79 3.17 
210 9.6 3.7 4 4.03 8.55 208.01 203.84 7.97 -3.85 3.18 
210 10 3.7 4.25 4.19 8.47 222.12 214.5 7.35 -3.32 3.34 
210 8.1 3.8 3.75 4.18 9.88 183.64 178.76 9.86 -5.4 2.87 
210 8.2 3.8 3.75 4.15 9.75 183.53 178.88 9.93 -5.49 2.88 
210 8.3 3.8 3.75 4.13 9.63 183.41 179 9.99 -5.58 2.9 
210 8.4 3.8 3.75 4.1 9.51 183.04 183.19 10.28 -5.57 2.92 
210 8.5 3.8 3.75 4.07 9.38 186.36 192.74 10.64 -5.4 2.94 
210 8.6 3.8 3.75 4.04 9.26 186.9 187.29 10.36 -5.58 2.96 
210 8.7 3.8 3.75 4.01 9.14 191.85 186.39 9.76 -5.42 2.97 
210 9 3.8 4 4.18 9.24 203.2 201.24 9.98 -5.39 3.06 
210 9.1 3.8 4 4.15 9.13 207.8 201.01 9.62 -5.49 3.07 
210 9.2 3.8 4 4.12 9.02 208.75 201.54 9.66 -5.59 3.09 
210 9.3 3.8 4 4.09 8.92 206.94 193.2 9.47 -5.93 3.1 
210 9.4 3.8 4 4.06 8.73 207.26 199.05 7.86 -3.91 3.15 
210 9.5 3.8 4 4.03 8.63 208.01 203.84 8.01 -3.87 3.16 
210 9.6 3.8 4 4.01 8.53 207.85 201.81 7.98 -3.97 3.17 
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210 9.9 3.8 4.25 4.2 8.55 221.45 212.31 7.31 -3.34 3.31 
210 10 3.8 4.25 4.17 8.45 222.21 216.03 7.47 -3.38 3.33 
210 8 3.9 3.75 4.19 10 183.64 178.77 9.88 -5.38 2.84 
210 8.1 3.9 3.75 4.16 9.87 183.52 178.88 9.95 -5.48 2.86 
210 8.2 3.9 3.75 4.13 9.74 183.41 179 10.02 -5.57 2.87 
210 8.3 3.9 3.75 4.1 9.61 183.25 179.33 10.09 -5.65 2.89 
210 8.4 3.9 3.75 4.08 9.49 184.82 190.87 10.71 -5.49 2.91 
210 8.5 3.9 3.75 4.05 9.36 186.9 187.3 10.39 -5.57 2.93 
210 8.6 3.9 3.75 4.02 9.24 191.41 186.28 9.83 -5.43 2.95 
210 8.9 3.9 4 4.19 9.34 199.42 200.2 10.38 -5.52 3.03 
210 9 3.9 4 4.16 9.22 203.09 201.39 10.08 -5.48 3.05 
210 9.1 3.9 4 4.13 9.11 210.28 204.04 9.7 -5.47 3.06 
210 9.2 3.9 4 4.1 9.01 206.94 193.2 9.5 -5.94 3.08 
210 9.3 3.9 4 4.07 8.9 206.78 193.31 9.56 -6.02 3.09 
210 9.4 3.9 4 4.04 8.71 207.86 202.92 8.11 -3.99 3.13 
210 9.5 3.9 4 4.01 8.62 207.74 203.48 8.09 -3.96 3.15 
210 9.9 3.9 4.25 4.17 8.53 222.36 215.88 7.51 -3.41 3.3 
210 10 3.9 4.25 4.14 8.43 222.08 217.25 7.61 -3.47 3.31 
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APPENDIX D 
SPICE CIRCUIT FILE FOR REPRESENTING THE 
BROADBAND ∏ MODEL 
.option acct nomod post=2 
 
.net v(p2) vin rout=50 rin=50 
 
vin p1  0 AC 1 
 
L      p1      3       Ls 
R      3       p2      Rs 
Cs1     p1      1       Cp1 
Cs2     p2      2       Cp2 
Rs1     1       0       Rp1 
Rs2     2       0       Rp2 
Cbr     p1      p2      Cbr 
 
.param  
+ Ls = OPT1(9.1n,.1n,100n) 
+ Rs = OPT1(20,.1,10k) 
+ Rp1 = OPT1(1.8,.1,100k) 
+ Rp2 = OPT1(1.8,.1,100k) 
+ Cp1 = OPT1(0.327p,.001p,10p) 
+ Cp2 = OPT1(0.315p,.001p,10p) 
+ Cbr = OPT1(.02p,.0001p,10p) 
 
.AC data=measured optimize=opt1 
+ results=comp1,comp2,comp3,comp4,comp5,comp6,comp7,comp8   
+ model=converge 
 
.model converge opt relin=1e-4 relout=1e-4 close=10 itropt=30 
.measure ac comp1 err1 par(s11m) s11(m) 
.measure ac comp2 err1 par(s11p) s11(p) 
.measure ac comp3 err1 par(s12m) s12(m) 
.measure ac comp4 err1 par(s12p) s12(p) 
.measure ac comp5 err1 par(s21m) s21(m) 
.measure ac comp6 err1 par(s21p) s21(p) 
.measure ac comp7 err1 par(s22m) s22(m) 
.measure ac comp8 err1 par(s22p) s22(p) 
.ac data=measured 
 
.data measured 
FREQ    s11m    s11p    s12m    s12p    s21m    s21p    s22m    s22p 
1.000e+08  4.708e-02  2.126e+01  9.558e-01  -1.586e+00 9.558e-01  -
1.586e+00 4.750e-02  21.59029 
1.100e+09  2.093e-01  6.618e+01  9.166e-01  -1.709e+01 9.166e-01  -
1.709e+01 2.085e-01  64.92491 
2.100e+09  3.884e-01  5.874e+01  8.299e-01  -3.140e+01 8.299e-01  -
3.140e+01 3.828e-01  57.20321 
3.100e+09  5.369e-01  4.807e+01  7.175e-01  -4.427e+01 7.175e-01  -
4.427e+01 5.250e-01  46.39028 
4.100e+09  6.483e-01  3.809e+01  5.985e-01  -5.588e+01 5.985e-01  -
5.588e+01 6.299e-01  36.3496  
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5.100e+09  7.243e-01  2.912e+01  4.804e-01  -6.622e+01 4.804e-01  -
6.622e+01 7.002e-01  27.37482 
 
.enddata 
.param freq=100MEG,s11m = 0 , s11p = 0, s12m = 0, s12p = 0, s21m =0,  
+s21p =0, s22m =0 , s22p = 0 
.probe 
.end 
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APPENDIX E 
SPICE BSIM3 MOS MODEL PARAMETERS 
MOSIS WAFER ACCEPTANCE TESTS 
                                           
RUN: T59L                                     VENDOR: AMIS 
TECHNOLOGY: SCN15                             FEATURE SIZE: 1.6 microns 
Run type: SKD 
 
 
INTRODUCTION: This report contains the lot average results obtained by 
MOSIS from measurements of MOSIS test structures on each wafer of              
this fabrication lot. SPICE parameters obtained from similar measurements 
on a selected wafer are also attached. 
 
COMMENTS: SCNA16_AMIS 
 
 
TRANSISTOR PARAMETERS   W/L      N-CHANNEL P-CHANNEL  UNITS 
                                                      
 MINIMUM                4.0/1.6                       
  Vth                                 0.56     -0.98  volts 
                                                      
 SHORT                  20.0/1.6                      
  Idss                              184       -70     uA/um 
  Vth                                 0.53     -0.94  volts 
  Vpt                                10.0     -10.0   volts 
                                                      
 WIDE                   20.0/1.6                      
  Ids0                              < 2.5     < 2.5   pA/um 
                                                      
 LARGE                  50/50                         
  Vth                                 0.57     -0.89  volts 
  Vjbkd                              16.2     -14.4   volts 
  Ijlk                              <50.0     <50.0   pA 
  Gamma                               0.59      0.48  V^0.5 
                                                      
 K' (Uo*Cox/2)                       36.2     -11.8   uA/V^2 
 Low-field Mobility                 654.17    213.24  cm^2/V*s 
                                                      
COMMENTS: Poly bias varies with design technology. To account for mask 
bias use the appropriate value for the parameter XL in your           
SPICE model card. 
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   Design Technology                   XL (um) 
                       -----------------                   ------- 
                       SCN (lambda=0.8)                     0.00 
 
 
POLY2 TRANSISTORS       W/L      N-CHANNEL P-CHANNEL  UNITS 
                                                      
 MINIMUM                4.8/3.2                       
  Vth                                 0.79     -1.24  volts 
                                                      
 SHORT                  9.6/3.2                       
  Vth                                 0.78     -1.20  volts 
                                                      
 LARGE                  28.8/28.                      
  Vth                                 0.80     -1.19  volts 
                                                      
 K' (Uo*Cox/2)                       21.4      -6.4   uA/V^2 
                                                      
 
FOX TRANSISTORS         GATE      N+ACTIVE  P+ACTIVE  UNITS 
 Vth                    Poly        >15.0    <-15.0   volts 
 
 
BIPOLAR PARAMETERS      W/L          NPN              UNITS 
 
 2X1                    2X1 
  Beta                              145 
  V_early                            40.6             volts 
  Vce,sat                             ---             volts 
 
 2X2                    2X2 
  Beta                              146 
  V_early                            40.4             volts 
  Vce,sat                             ---             volts 
 
 2X4                    2X4 
  Beta                              147 
  V_early                            40.0             volts 
  Vce,sat                             0.1             volts 
 
 2X8                    2X8 
  Beta                              147 
  V_early                            39.7             volts 
  Vce,sat                             0.2             volts 
  BVceo                               7.3             volts 
  BVcbo                               7.3             volts 
  BVebo                               6.8             volts 
 
 
PROCESS PARAMETERS      N+    P+     POLY  POLY2  PBASE     M1    M2   
UNITS 
Sheet Resistance       50.6  72.0  26.7   22.4    2233.7  0.05  0.03  
(ohms/sq) 
Contact Resistance     50.6  38.5  25.5   15.0                  0.06  
(ohms) 
Gate Oxide Thickness  312(Angstrom)                                           
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PROCESS PARAMETERS       N_W      UNITS 
 Sheet Resistance        1604     ohms/sq 
 Contact Resistance               ohms 
                                  
 
 
CAPACITANCE PARAMETERS    N+    P+    POLY   POLY2   M1   M2    N_W     
UNITS 
 Area (substrate)        281   306     38     38     24   15     120    
aF/um^2 
 Area (N+active)                     1106    718     50   26            
aF/um^2 
 Area (P+active)                     1089    711                        
aF/um^2 
 Area (poly)                                 595     45   22            
aF/um^2 
 Area (poly2)                                        46   23            
aF/um^2 
 Area (metal1)                                            37            
aF/um^2 
 Fringe (substrate)       95   160                   33   --            
aF/um 
 Fringe (poly)                                       62   43            
aF/um 
 Fringe (metal1)                                          54            
aF/um 
 Overlap (N+active)                   173                               
aF/um 
 Overlap (P+active)                   209                               
aF/um 
                                                                        
 
 
CIRCUIT PARAMETERS                          UNITS       
 Inverters                   K                          
  Vinv                      1.0       1.78  volts       
  Vinv                      1.5       2.07  volts       
  Vol (100 uA)              2.0       0.42  volts       
  Voh (100 uA)              2.0       4.32  volts       
  Vinv                      2.0       2.27  volts       
  Gain                      2.0     -14.81              
 Ring Oscillator Freq.                                  
  DIV64 (31-stg,5.0V)                39.64  MHz         
 Ring Oscillator Power                                  
  DIV64 (31-stg,5.0V)                 1.56  uW/MHz/gate 
                                                        
T59L SPICE BSIM3 VERSION 3.1 PARAMETERS 
 
SPICE 3f5 Level 8, Star-HSPICE Level 49, UTMOST Level 8 
 
* DATE: Nov 21/05 
* LOT: T59L                  WAF: 4104 
* Temperature_parameters=Default 
.MODEL CMOSN NMOS (                                LEVEL   = 49 
+VERSION = 3.1            TNOM    = 27             TOX     = 3.12E-8 
+XJ      = 3E-7           NCH     = 7.5E16         VTH0    = 0.5409116 
+K1      = 0.9173819      K2      = -0.0779907     K3      = 5.2214589 
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+K3B     = -2.0477019     W0      = 6.188757E-7    NLX     = 1E-8 
+DVT0W   = 0              DVT1W   = 0              DVT2W   = 0 
+DVT0    = 0.6532209      DVT1    = 0.4064766      DVT2    = -0.4909984 
+U0      = 665.0923514    UA      = 1.609559E-9    UB    = 2.035974E-18 
+UC      = 3.63243E-11    VSAT    = 9.853147E4     A0      = 0.6386801 
+AGS     = 0.1427933      B0      = 2.341079E-6    B1      = 5E-6 
+KETA    = -7.429545E-3   A1      = 0              A2      = 1 
+RDSW    = 3E3            PRWG    = -0.0268408     PRWB    = -0.0939874 
+WR      = 1              WINT    = 7.304915E-7    LINT   = 2.509222E-7 
+XL      = 0              XW      = 0              DWG    = 2.275794E-8 
+DWB     = 3.22545E-8     VOFF    = -0.0425986     NFACTOR = 0.7290874 
+CIT     = 0              CDSC    = 6.858689E-7    CDSCD  = 1.072715E-6 
+CDSCB   = 4.628903E-5    ETA0    = -0.1370205     ETAB    = -0.0459516 
+DSUB    = 0.6811067      PCLM    = 1.729473       PDIBLC1 = 0.0110461 
+PDIBLC2 = 3.644817E-3    PDIBLCB = -0.1           DROUT   = 0.0795384 
+PSCBE1  = 2.153596E9     PSCBE2  = 5.005E-10      PVAG    = 0.2222499 
+DELTA   = 0.01           RSH     = 50.6           MOBMOD  = 1 
+PRT     = 0              UTE     = -1.5           KT1     = -0.11 
+KT1L    = 0              KT2     = 0.022          UA1     = 4.31E-9 
+UB1     = -7.61E-18      UC1     = -5.6E-11       AT      = 3.3E4 
+WL      = 0              WLN     = 1              WW      = 0 
+WWN     = 1              WWL     = 0              LL      = 0 
+LLN     = 1              LW      = 0              LWN     = 1 
+LWL     = 0              CAPMOD  = 2              XPART   = 0.5 
+CGDO    = 1.73E-10       CGSO    = 1.73E-10       CGBO    = 1E-9 
+CJ      = 2.728312E-4    PB      = 0.99           MJ      = 0.5586398 
+CJSW    = 1.418737E-10   PBSW    = 0.99           MJSW    = 0.100001 
+CJSWG   = 6.4E-11        PBSWG   = 0.99           MJSWG   = 0.100001 
+CF      = 0               ) 
* 
.MODEL CMOSP PMOS (                                LEVEL   = 49 
+VERSION = 3.1            TNOM    = 27             TOX     = 3.12E-8 
+XJ      = 3E-7           NCH     = 2.4E16         VTH0    = -0.8476404 
+K1      = 0.4513608      K2      = 2.379699E-5    K3      = 13.3278347 
+K3B     = -2.2238332     W0      = 9.577236E-7    NLX     = 1E-6 
+DVT0W   = 0              DVT1W   = 0              DVT2W   = 0 
+DVT0    = 1.2670818      DVT1    = 0.3925911      DVT2    = -0.0453853 
+U0      = 236.8923827    UA      = 3.833306E-9    UB    = 1.487688E-21 
+UC      = -1.08562E-10   VSAT    = 1.147309E5     A0      = 0.4834382 
+AGS     = 0.3517425      B0      = 6.717724E-6    B1      = 5E-6 
+KETA    = 0.0171334      A1      = 0              A2      = 0.364 
+RDSW    = 3E3            PRWG    = 0.0666911      PRWB    = -0.190187 
+WR      = 1              WINT    = 7.565065E-7    LINT   = 9.631446E-8 
+XL      = 0              XW      = 0              DWG    = -2.13917E-8 
+DWB     = 3.857544E-8    VOFF    = -0.0877184     NFACTOR = 0.2508342 
+CIT     = 0              CDSC    = 2.924806E-5    CDSCD  = 1.497572E-4 
+CDSCB   = 1.091488E-4    ETA0    = 0.24103        ETAB    = -0.0338317 
+DSUB    = 0.2873         PCLM   = 4.991354E-10   PDIBLC1 = 7.477411E-4 
+PDIBLC2 = 3.271335E-3    PDIBLCB = -1E-3          DROUT   = 1E-3 
+PSCBE1  = 3.515038E9     PSCBE2  = 5.273648E-10   PVAG    = 14.985 
+DELTA   = 0.01           RSH     = 72             MOBMOD  = 1 
+PRT     = 0              UTE     = -1.5           KT1     = -0.11 
+KT1L    = 0              KT2     = 0.022          UA1     = 4.31E-9 
+UB1     = -7.61E-18      UC1     = -5.6E-11       AT      = 3.3E4 
+WL      = 0              WLN     = 1              WW      = 0 
+WWN     = 1              WWL     = 0              LL      = 0 
+LLN     = 1              LW      = 0              LWN     = 1 
 134
+LWL     = 0              CAPMOD  = 2              XPART   = 0.5 
+CGDO    = 2.09E-10       CGSO    = 2.09E-10       CGBO    = 1E-9 
+CJ      = 3.036607E-4    PB      = 0.8            MJ      = 0.4463108 
+CJSW    = 1.663774E-10   PBSW    = 0.8091787      MJSW    = 0.106692 
+CJSWG   = 3.9E-11        PBSWG   = 0.8091787      MJSWG   = 0.106692 
+CF      = 0               ) 
* 
 
* 
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APPENDIX F 
SPICE BSIM3 MOS MODEL PARAMETERS 
MOSIS WAFER ACCEPTANCE TESTS 
                                           
RUN: T5AV                                                  VENDOR: AMIS 
TECHNOLOGY: SCN05                             FEATURE SIZE: 0.5 microns 
Run type: DED 
 
INTRODUCTION: This report contains the lot average results obtained by 
MOSIS from measurements of MOSIS test structures on each wafer of     
this fabrication lot. SPICE parameters obtained from similar              
measurements on a selected wafer are also attached. 
 
COMMENTS: American Microsystems, Inc. C5 
 
 
TRANSISTOR PARAMETERS     W/L      N-CHANNEL P-CHANNEL  UNITS 
                                                        
 MINIMUM                  3.0/0.6                       
  Vth                                   0.76     -0.93  volts 
                                                        
 SHORT                    20.0/0.6                      
  Idss                                478      -260     uA/um 
  Vth                                   0.66     -0.91  volts 
  Vpt                                  10.0     -10.0   volts 
                                                        
 WIDE                     20.0/0.6                      
  Ids0                                < 2.5     < 2.5   pA/um 
                                                        
 LARGE                    50/50                         
  Vth                                   0.69     -0.97  volts 
  Vjbkd                                11.5     -11.7   volts 
  Ijlk                                <50.0     <50.0   pA 
  Gamma                                 0.48      0.58  V^0.5 
                                                        
 K' (Uo*Cox/2)                         56.3     -19.1   uA/V^2 
 Low-field Mobility                   450.00    152.66  cm^2/V*s 
                                                        
COMMENTS: Poly bias varies with design technology. To account for mask 
bias use the appropriate value for the parameter XL in your           
SPICE model card. 
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                   Design Technology                   XL (um)  XW (um) 
                   -----------------                   -------  ------ 
                     SCMOS_SUBM (lambda=0.30)             0.10     0.00 
                     SCMOS (lambda=0.35)                  0.00     0.20 
 
 
FOX TRANSISTORS           GATE      N+ACTIVE  P+ACTIVE  UNITS 
 Vth                      Poly        >15.0    <-15.0   volts 
 
 
PROCESS PARAMETERS     N+     P+     POLY  PLY2_HR  POLY2   M1    M2   
UNITS 
Sheet Resistance      82.6  104.3  23.4   1021     43.4   0.09  0.10  
(ohms/sq) 
Contact Resistance    61.2  158.4  17.0            28.4         0.83  
(ohms) 
Gate Oxide Thickness 138                                              
(angstrom) 
                                                                       
PROCESS PARAMETERS             M3   N\PLY      N_W      UNITS 
Sheet Resistance             0.05    844       836     ohms/sq 
Contact Resistance           0.78                      ohms 
                                                        
COMMENTS: N\POLY is N-well under polysilicon. 
 
 
CAPACITANCE PARAMETERS   N+   P+   POLY   POLY2   M1   M2   M3   N_W    
UNITS 
Area (substrate)       430  729    87            32   17   11     40   
aF/um^2 
Area (N+active)                  2496            37   17   12          
aF/um^2 
Area (P+active)                  2411                                  
aF/um^2 
Area (poly)                              920     56   16   10          
aF/um^2 
Area (poly2)                                     50                    
aF/um^2 
Area (metal1)                                         34   14          
aF/um^2 
Area (metal2)                                              36          
aF/um^2 
Fringe (substrate)     315  266                  75   58   39          
aF/um 
Fringe (poly)                                    62   38   29          
aF/um 
Fringe (metal1)                                       57   35          
aF/um 
Fringe (metal2)                                            50          
aF/um 
Overlap (N+active)                218                                  
aF/um 
Overlap (P+active)                238                                  
aF/um 
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CIRCUIT PARAMETERS                            UNITS       
 Inverters                     K                          
  Vinv                        1.0       2.01  volts       
  Vinv                        1.5       2.27  volts       
  Vol (100 uA)                2.0       0.12  volts       
  Voh (100 uA)                2.0       4.87  volts       
  Vinv                        2.0       2.45  volts       
  Gain                        2.0     -17.71              
 Ring Oscillator Freq.                                    
  DIV256 (31-stg,5.0V)                100.64  MHz         
  D256_WIDE (31-stg,5.0V)             159.61  MHz         
 Ring Oscillator Power                                    
  DIV256 (31-stg,5.0V)                  0.48  uW/MHz/gate 
  D256_WIDE (31-stg,5.0V)               1.00  uW/MHz/gate 
                                                          
COMMENTS: SUBMICRON 
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 T5AV SPICE BSIM3 VERSION 3.1 PARAMETERS 
 
SPICE 3f5 Level 8, Star-HSPICE Level 49, UTMOST Level 8 
 
* DATE: Jan 17/06 
* LOT: T5AV                  WAF: 9207 
* Temperature_parameters=Default 
.MODEL CMOSN NMOS (                                LEVEL   = 49 
+VERSION = 3.1            TNOM    = 27             TOX     = 1.38E-8 
+XJ      = 1.5E-7         NCH     = 1.7E17         VTH0    = 0.6559455 
+K1      = 0.86934        K2      = -0.0988243     K3      = 25.6950929 
+K3B     = -7.7863337     W0      = 1E-8           NLX     = 1E-9 
+DVT0W   = 0              DVT1W   = 0              DVT2W   = 0 
+DVT0    = 3.4348179      DVT1    = 0.3738587      DVT2    = -0.0888276 
+U0      = 456.5594281    UA      = 2.474049E-12   UB     = 1.48719E-18 
+UC      = 4.911677E-12   VSAT    = 1.900944E5     A0      = 0.554448 
+AGS     = 0.1241863      B0      = 2.736758E-6    B1      = 5E-6 
+KETA    = -3.522862E-3   A1      = 9.530913E-6    A2      = 0.3098765 
+RDSW    = 1.185055E3     PRWG    = 0.0758314      PRWB    = 0.0183752 
+WR      = 1              WINT    = 2.386617E-7    LINT   = 7.693389E-8 
+XL      = 1E-7           XW      = 0              DWG   = -5.133171E-9 
+DWB     = 3.839878E-8    VOFF    = 0              NFACTOR = 0.5292434 
+CIT     = 0              CDSC    = 2.4E-4         CDSCD   = 0 
+CDSCB   = 0              ETA0    = 2.048817E-3    ETAB  = -2.086697E-4 
+DSUB    = 0.0683907      PCLM    = 2.547959       PDIBLC1 = 1 
+PDIBLC2 = 2.466948E-3    PDIBLCB = -2.660252E-3   DROUT   = 0.9718917 
+PSCBE1  = 6.382393E8     PSCBE2  = 2.111041E-4    PVAG   = 9.957243E-3 
+DELTA   = 0.01           RSH     = 82.6           MOBMOD  = 1 
+PRT     = 0              UTE     = -1.5           KT1     = -0.11 
+KT1L    = 0              KT2     = 0.022          UA1     = 4.31E-9 
+UB1     = -7.61E-18      UC1     = -5.6E-11       AT      = 3.3E4 
+WL      = 0              WLN     = 1              WW      = 0 
+WWN     = 1              WWL     = 0              LL      = 0 
+LLN     = 1              LW      = 0              LWN     = 1 
+LWL     = 0              CAPMOD  = 2              XPART   = 0.5 
+CGDO    = 2.18E-10       CGSO    = 2.18E-10       CGBO    = 1E-9 
+CJ      = 4.276473E-4    PB      = 0.9144082      MJ      = 0.4304161 
+CJSW    = 3.05451E-10    PBSW    = 0.8            MJSW    = 0.2124257 
+CJSWG   = 1.64E-10       PBSWG   = 0.8            MJSWG   = 0.2124257 
+CF      = 0              PVTH0   = 0.1217063      PRDSW = -183.5419446 
+PK2     = -0.0283047     WKETA   = -0.0170737     LKETA = 4.032308E-3     
) 
* 
.MODEL CMOSP PMOS (                                LEVEL   = 49 
+VERSION = 3.1            TNOM    = 27             TOX     = 1.38E-8 
+XJ      = 1.5E-7         NCH     = 1.7E17         VTH0    = -0.9479551 
+K1      = 0.5428151      K2      = 8.112852E-3    K3      = 8.2586198 
+K3B     = -0.8301998     W0      = 1E-8           NLX    = 4.895055E-8 
+DVT0W   = 0              DVT1W   = 0              DVT2W   = 0 
+DVT0    = 2.4704748      DVT1    = 0.4435188      DVT2    = -0.0848431 
+U0      = 216.5840726    UA      = 2.970391E-9    UB    = 1.615966E-21 
+UC      = -5.85255E-11   VSAT    = 1.774764E5     A0      = 0.8022077 
+AGS     = 0.1453224      B0      = 1.269528E-6    B1      = 5E-6 
+KETA    = -2.485273E-3   A1      = 5.751071E-4    A2      = 0.3010313 
+RDSW    = 2.918751E3     PRWG    = -0.042716      PRWB    = -0.0213817 
+WR      = 1              WINT    = 2.688789E-7    LINT   = 1.026522E-7 
+XL      = 1E-7           XW      = 0              DWG   = -1.344484E-8 
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+DWB     = 1.896646E-8    VOFF    = -0.0583573     NFACTOR = 0.7322289 
+CIT     = 0              CDSC    = 2.4E-4         CDSCD   = 0 
+CDSCB   = 0              ETA0    = 0.5122687      ETAB    = -0.0755207 
+DSUB    = 0.9878092      PCLM    = 2.2234682      PDIBLC1 = 0.0366688 
+PDIBLC2 = 3.166899E-3    PDIBLCB = -0.0462103     DROUT   = 0.1847743 
+PSCBE1  = 5.816939E9     PSCBE2  = 5.495972E-10   PVAG   = 5.527226E-3 
+DELTA   = 0.01           RSH     = 104.3          MOBMOD  = 1 
+PRT     = 0              UTE     = -1.5           KT1     = -0.11 
+KT1L    = 0              KT2     = 0.022          UA1     = 4.31E-9 
+UB1     = -7.61E-18      UC1     = -5.6E-11       AT      = 3.3E4 
+WL      = 0              WLN     = 1              WW      = 0 
+WWN     = 1              WWL     = 0              LL      = 0 
+LLN     = 1              LW      = 0              LWN     = 1 
+LWL     = 0              CAPMOD  = 2              XPART   = 0.5 
+CGDO    = 2.38E-10       CGSO    = 2.38E-10       CGBO    = 1E-9 
+CJ      = 7.238338E-4    PB      = 0.965516       MJ      = 0.4984422 
+CJSW    = 2.831971E-10   PBSW    = 0.99           MJSW    = 0.3097831 
+CJSWG   = 6.4E-11        PBSWG   = 0.99           MJSWG   = 0.3097831 
+CF      = 0              PVTH0   = 5.98016E-3     PRDSW   = 14.8598424 
+PK2     = 3.73981E-3     WKETA   = 4.760239E-3    LKETA = -5.025748E-3    
) 
* 
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APPENDIX G 
          DE-EMBEDDING 
In order to facilitate the characterization of the test device separately, bond pads are 
generally added to the device under test. However, parasitics associated with the bond pads 
degrade the performance of the DUT. It is generally an accepted practice to measure these 
parasitics separately from the DUT, and subsequently subtract their effects from the total 
measurement carried out on the DUT. This method ensures the accuracy of the 
measurements carried out on the DUT without the distorting influence of the additional 
parasitics. A typical equivalent circuit with the DUT and the additional parasitics is 
illustrated in Fig. G.1 [36]. Parasitic resistances are assumed to be in series with the DUT, 
while the parasitic capacitances associated with bond pads appear in parallel to the DUT 
and the parasitic resistances. 
The two common techniques in de-embedding include: open and short de-
embedding [36]. Open and short bond pads (dummies) are added solely for measuring the 
parasitic elements. Fig. G.2 (a) shows the DUT with bond pads. The open dummy 
comprises of just the bond pads minus the DUT (Fig. G.2 (b)). The short dummy (Fig. G.2 
(c)) is similar to the open dummy with the exception that low ohmic connections are 
introduced between the ground and the signal lines. Therefore, while the open dummy 
provides the influence of solely the bond pads, the short dummy incorporates the influence 
of bond pads and any series resistance. In this technique, the measured S-parameters are 
converted to Y-parameters. The performance of the DUT is then determined from the Y 
matrix as: 
OpenTotalDUT YYY −=  
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Figure G.1: Equivalent circuit showing DUT and parasitic elements. 
 
 
(a) 
 
(b) 
 
(c) 
Figure G.2: (a) DUT (b) open dummy and (c) short dummy. 
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APPENDIX H 
SPICE NETLIST INDICATING EXTRACTED PARASITICS 
* Circuit Extracted by Tanner Research's L-Edit Version 10.20 / Extract 
Version 10.20 ; 
* TDB File:  
C:\ChetanThesisDocs\ChetanThesisFolderSubmit\exptExtractSimulations\vco0.
5umPadFrameLayout_1.tdb 
* Cell:  Min_Frame Version 1.66 
* Extract Definition File:  mamis05.ext 
* Extract Date and Time:  11/02/2006 - 11:52 
 
* Warning:  Layers with Unassigned AREA Capacitance. 
*   <subs> 
*   <ndiff resistor> 
*   <poly2 resistor> 
*   <poly2 wire> 
*   <HiRes resistor> 
*   <allsubs> 
*   <nwell resistor> 
*   <LPNP collector> 
*   <LPNP emitter> 
*   <pdiff resistor> 
* Warning:  Layers with Unassigned FRINGE Capacitance. 
*   <poly resistor> 
*   <poly wire> 
*   <subs> 
*   <ndiff resistor> 
*   <poly2 resistor> 
*   <poly2 wire> 
*   <HiRes resistor> 
*   <n well wire> 
*   <pmos capacitor> 
*   <allsubs> 
*   <nwell resistor> 
*   <LPNP collector> 
*   <LPNP emitter> 
*   <pdiff resistor> 
*   <p2p1 capacitor> 
*   <nmos capacitor> 
* Warning:  Layers with Zero Resistance. 
*   <subs> 
*   <pmos capacitor> 
*   <Pad Comment> 
*   <allsubs> 
*   <LPNP collector> 
*   <LPNP emitter> 
*   <p2p1 capacitor> 
*   <nmos capacitor> 
 
* NODE NAME ALIASES 
*       1 = Vtune (-446.5,1128) 
*       1 = U2/DATA (-464,1500) 
*       2 = Vout2 (-1067.5,815.5) 
 143
*       2 = U4/DATA (-1064,1500) 
*       3 = Vout1 (-1136.5,1057.5) 
*       3 = U0/Vout2 (-863,496) 
*       3 = U5/DATA (-1364,1500) 
*       6 = U7/GndAct (-2170,-300) 
*       6 = U7/GndPP (-2172,-300) 
*       6 = U7/GndM1A (-2170,-300) 
*       6 = U7/GndM2B (-1924,-300) 
*       6 = U7/GndM2A (-1730,-300) 
*       6 = PADGND_1/GndM2A (1500,-300) 
*       6 = PADGND_1/GndAct (1843,-300) 
*       6 = PADGND_1/GndPP (1841,-300) 
*       6 = PADGND_1/GndM1A (1844,-300) 
*       6 = PADGND_1/GndM2B (1844,-300) 
*       6 = PADGND_1/GND (1500,-198) 
*       6 = Vgnd (-933.5,1345.5) 
*       8 = PADGND_1/VddM2A (1940,-300) 
*       9 = U7/VddM2A (-2170,-300) 
*       9 = U7/VddNW (-1830,-300) 
*       9 = U7/VddNP (-1829,-300) 
*       9 = U7/VddAct (-1827,-300) 
*       9 = U7/VddM1A (-1826,-300) 
*       9 = U7/VddM2B (-1826,-300) 
*       9 = U7/VDD (-1500,-198) 
*       9 = Vdd (-576,1058) 
 
Cpar1 1 0 5.3867104p 
Cpar2 2 0 2.2923291p 
Cpar3 3 0 2.2957852p 
Cpar4 4 0 1.754857p 
Cpar5 5 0 471.71943f 
Cpar6 6 0 18.805708p 
Cpar7 7 0 1.0639936p 
Cpar8 8 0 2.1271403p 
Cpar9 9 0 10.575163p 
C745 1 6 10.726064p *External bond pad capacitance 
C742 2 6 10.726064p *External bond pad capacitance  
C739 3 6 10.726064p *External bond pad capacitance 
L716 4 7    
C557 3 6 5.89764p *Internal bond pad capacitance at output Vout1 
C357 2 6 5.89764p *Internal bond pad capacitance at output Vout2 
C16 6 6 10.726064p *External bond pad capacitance 
C1 9 6 10.726064p *External bond pad capacitance................... 
..................................... 
...................................... 
* Total Nodes: 9 
* Total Elements: 458 
* Total Number of Shorted Elements not written to the SPICE file: 0 
* Output Generation Elapsed Time: 00.219 sec  
* Total Extract Elapsed Time: 11.531 sec (11.531 sec)  
.END 
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Figure H.1: Oscillator single ended output including the effect of extracted additional 
integrated internal and external bond pad capacitances. The oscillation frequency, fosc is 
1.7627 GHz. 
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